Digital Circuit for Seamless Resampling ADC Output Streams

Abstract

Fine resolution selection of the sample rate is not available in digital storage oscilloscopes (DSOs), so the user has to rely on offline processing to cope with such need. The paper first discusses digital signal processing based methods that allow changing the sampling rate by means of digital resampling approaches. Then, it proposes a digital circuit that, if included in the acquisition channel of a digital storage oscilloscope, between the internal analog-to-digital converter (ADC) and the acquisition memory, allows the user to select any sampling rate lower than the maximum one with fine resolution. The circuit relies both on the use of a short digital filter with dynamically generated coefficients and on a suitable memory management strategy. The output samples produced by the digital circuit are characterized by a sampling rate that can be incoherent with the clock frequency regulating the memory access. Both a field programmable gate array (FPGA) implementation and an application specific integrated circuit (ASIC) design of the proposed circuit are evaluated.

Design and implementation of DA FIR filter for bio-inspired computing architecture

“…The processing of 12 bits at a time for a 12 bit input word length can be specified with the corresponding DA-Radix values of 2 12 . The speed vs. area is trade off by selecting different 'DARadix' values and the amount of parallel bits illustrates the factor with the increased rate of the clock which is the number of cycles to perform an iteration [13]. The Tables 1-3 elucidate the information of DA architecture.…”

Low Complexity Non Maximally Coefficient Symmetry Multi Rate Filter Bank for Wideband Channelization

“…Communication developments, includes the IoT, cooperative communication, cognitive radio, has rapidly arisen, representing a large range of application environments and signal processing requirements. In wideband systems, high sampling frequencies and data rates describe the signal processing operations, due to the higher number of operations each second [1]. The complexity of the hardware and the energy usage of broadband systems [2] is gradually improved by these higher processing demands.…”

Design and Implementation of Reconfigurable Neuro-Inspired Computing Model on a FPGA

“…The intelligent computational system are initially built with a Boolean logic or functions, next through logical phase, and into semiconductor technology phase, further into computational complexity phase and ends at an experimental computation phase [12]. The lesson learnt here is while dealing with intelligence the first stage is to probe into evolution, complexity, and also thermodynamics which is not an equivalent of a Boolean logic or functions, during the second stage new and novel electronics technology is required which is not an equivalent of electronics technology, which was defined during the computation phase, in the further stage the implementation complexity is not an equivalent to computational complexity, and the final stage is the practical intelligence stage which is also not an equivalent practical computation stage, defined during process of computation [13]. The factor synaptic plasticity, which accounts for the determination of the magnitude of the synaptic weights.…”