DESTINY: A Comprehensive Tool with 3D and Multi-Level Cell Memory Modeling Capability

Abstract

Abstract:To enable the design of large capacity memory structures, novel memory technologies such as non-volatile memory (NVM) and novel fabrication approaches, e.g., 3D stacking and multi-level cell (MLC) design have been explored. The existing modeling tools, however, cover only a few memory technologies, technology nodes and fabrication approaches. We present DESTINY, a tool for modeling 2D/3D memories designed using SRAM, resistive RAM (ReRAM), spin transfer torque RAM (STT-RAM), phase change RAM (PCM) and embedded DRAM (eDRAM) and 2D memories designed using spin orbit torque RAM (SOT-RAM), domain wall memory (DWM) and Flash memory. In addition to single-level cell (SLC) designs for all of these memories, DESTINY also supports modeling MLC designs for NVMs. We have extensively validated DESTINY against commercial and research prototypes of these memories. DESTINY is very useful for performing design-space exploration across several dimensions, such as optimizing for a target (e.g., latency, area or energy-delay product) for a given memory technology, choosing the suitable memory technology or fabrication method (i.e., 2D v/s 3D) for a given optimization target, etc. We believe that DESTINY will boost studies of next-generation memory architectures used in systems ranging from mobile devices to extreme-scale supercomputers. The latest source-code of DESTINY is available from the following git repository: https://bitbucket.org/sparsh_mittal/destiny_v2.

A Novel ReRAM-Based Architecture of Field Sequential Color Driver for High-Resolution LCoS Displays

“…In this section, we describe the organization of the memristor crossbar of our FSC driver and the peripheral circuitry. Figure 7 illustrates the internal structure of the memristor crossbar array that is used to design the crossbar array of the proposed driver, which is adapted from the memory array organization of representative non-volatile memory simulators, i.e., NVSim [31] and Destiny [32]. The crossbar array features eight banks in the SLC ReRAM-based design; each bank is hierarchically organized into mats and sub-arrays.…”

A Survey of ReRAM-Based Architectures for Processing-In-Memory and Neural Networks

“…Challenges in Achieving High Accuracy and Performance: Compared to SRAM, ReRAM has high write energy/latency which increases the overall power consumption [39,40]. ReRAM limitations, e.g., series line resistance and sneak-path, further reduce the performance [41].…”

A survey of techniques for architecting SLC/MLC/TLC hybrid Flash memory–based SSDs

“…Table 4 compares the properties Figure 3). Once SLC wears, future writes are redirected to MLC, which harms performance MLC (+) improves density and lowers cost (−) lowers lifetime due to small write endurance of MLC DRAM or SCM (+) improves performance and lifetime; bridges speed gap between memory and storage 29 ; allows performing reads/writes in near-constant time regardless of the location of data inside memory. SCMs do not require erase operations and have much higher endurance than Flash memory.…”