2013
DOI: 10.1016/j.mejo.2012.10.004
|View full text |Cite
|
Sign up to set email alerts
|

Design of low phase noise and low power modified current-reused VCOs for 10 GHz applications

Help me understand this report

Search citation statements

Order By: Relevance

Paper Sections

Select...
2
1

Citation Types

0
3
0

Year Published

2017
2017
2023
2023

Publication Types

Select...
8

Relationship

0
8

Authors

Journals

citations
Cited by 15 publications
(5 citation statements)
references
References 8 publications
0
3
0
Order By: Relevance
“…The output power of a fully-fledged VCO from APITech [35] ranges from 7 -10 dBm minimum. These VCOs typically include amplifiers and buffer circuitry, increasing output power [36].…”
Section: Output Powermentioning
confidence: 99%
See 1 more Smart Citation
“…The output power of a fully-fledged VCO from APITech [35] ranges from 7 -10 dBm minimum. These VCOs typically include amplifiers and buffer circuitry, increasing output power [36].…”
Section: Output Powermentioning
confidence: 99%
“…The tuning voltage gain is determined by the ratio of frequency to voltage. Reducing this would entail increasing the supply voltage, as shown by Hsu et al [35], where an increase of power dissipation from 3 mW to 5 mW yields a phase-noise improvement of approximately 85 dBc/Hz. Replacement of the current mirror with a full cascode output stage, as implemented by [13], will reduce the amount of noise coupled into the output.…”
Section: Output Powermentioning
confidence: 99%
“…Nevertheless, this technique suffers from imbalance of differential outputs voltage swing in terms of amplitude and phase. These asymmetries, caused by the difference of transconductances and parasitic capacitances of PMOS and NMOS transistors [6][7], resulting on power level mismatch of the differential output ports.…”
Section: Circuits Descriptionmentioning
confidence: 99%
“…For the circuit level, two main techniques have been presented: reducing the supply voltage and using the current-reuse techniques. This later suffers from asymmetrical outputs in terms of amplitude and phase [6][7][8]. The first technique requires the use of subthreshold MOS devices which present some drawbacks such as high sensitivity to PVT variations [9,10].…”
mentioning
confidence: 99%