Design of High-Throughput Entropy Codec

Sun, Ming-Ting

doi:10.1016/b978-0-444-88790-0.50017-4

Cited by 5 publications

(2 citation statements)

References 38 publications

Supporting

Mentioning

Contrasting

Order By: Relevance

“…Since the code length of the symbol is variable, both the input and output bit rate of a VLD cannot be kept constant. Three different decoder types are possible [6]: constant input rate, constant output rate, and variable input-output rate.…”

Section: Entropy Decodermentioning

confidence: 99%

See 1 more Smart Citation

A Reconfigurable Functional Unit for TriMedia/CPU64. A Case Study

Sima

Cotöfană

Vassiliadis

et al. 2002

Embedded Processor Design Challenges

View full text Add to dashboard Cite

Abstract. The paper presents a case study on augmenting a TriMedia/CPU64 processor with a Reconfigurable (FPGA-based) Functional Unit (RFU). We first propose an extension of the TriMedia/CPU64 architecture, which consists of a RFU and its associated instructions. Then, we address the computation of the ¢ IDCT on such extended TriMedia, and propose a scheme to implement an 8-point IDCT operation on the RFU. Further, we address the decoding of Variable Length Codes and describe the FPGA implementation of a Variable Length Decoder (VLD) computing facility. When mapped on an ACEX EP1K100 FPGA from Altera, our 8-point IDCT exhibits a latency of 16 and a recovery of 2 TriMedia cycles, and occupies 42% of the FPGA's logic array blocks. The proposed VLD exhibits a latency of 7 TriMedia cycles when mapped on the same FPGA, and utilizes 6 of its embedded array blocks. By using the 8-point IDCT computing facility, an ¢ IDCT including all overheads can be computed with the throughput of 1/32 IDCT/cycle. Also, with the proposed VLD computing facility, a single DCT coefficient can be decoded in 11 cycles including all overheads. Simulation results indicate that by configuring each of the 8-point IDCT and VLD computing facilities on a different FPGA context, and by activating the contexts as needed, the augmented TriMedia can perform MPEG macroblock parsing followed up by a pel reconstruction with an improvement of 20-25% over the standard TriMedia.

show abstract

Section: Entropy Decodermentioning

confidence: 99%

“…A typical video codec system is presented in Figure 1 [6,5]. The lossy source coder performs filtering, transformation (such as DCT, subband decomposition, or differential pulse-code modulation), quantization, etc.…”

Section: Introductionmentioning

confidence: 99%

A Reconfigurable Functional Unit for TriMedia/CPU64. A Case Study

Sima

Cotöfană

Vassiliadis

et al. 2002

Embedded Processor Design Challenges

View full text Add to dashboard Cite

show abstract

Video Signal Processing

Pirsch

Stolberg

1999

Wiley Encyclopedia of Electrical and Electronics Engineering

View full text Add to dashboard Cite

The sections in this article are General Design Approaches for Video Signal Processors Architectural Measures for Programmable Video Signal Processors Design Approaches for Dedicated Architectures Overview of Reported Video Signal Processor Designs Future Trends in Video Signal Processor Design

show abstract

VLSI implementations of image and video multimedia processing systems

Pirsch

Stolberg

1998

IEEE Trans. Circuits Syst. Video Technol.

View full text Add to dashboard Cite

Design of High-Throughput Entropy Codec

Cited by 5 publications

References 38 publications

A Reconfigurable Functional Unit for TriMedia/CPU64. A Case Study

A Reconfigurable Functional Unit for TriMedia/CPU64. A Case Study

Video Signal Processing

VLSI implementations of image and video multimedia processing systems

Contact Info

Product

Resources

About