1988., IEEE International Symposium on Circuits and Systems
DOI: 10.1109/iscas.1988.15256
|View full text |Cite
|
Sign up to set email alerts
|

Design of high-speed, wide-band MOS oscillators for monolithic phase-locked loop applications

Abstract: Methods are presented for the realization of MOS oscillators with multidecade tuning range and GHz top speed. The theory yields transistor-only circuits with robust, digital-like structures. These are relaxation networks capable of high frequency operation due to use of parasitic timing capacitors, simplified feedback networks, and submicron-channel transistors. NMOS and CMOS implementations are discussed.

Help me understand this report

Search citation statements

Order By: Relevance

Paper Sections

Select...
1
1
1

Citation Types

0
7
0

Publication Types

Select...
1
1

Relationship

0
2

Authors

Journals

citations
Cited by 2 publications
(7 citation statements)
references
References 5 publications
0
7
0
Order By: Relevance
“…In this thesis, we only discuss a cascaded MASH 1-1 DSM adopt in our prototype. From the above signal flow, the output of the first quantizer is 5) and the second quantizer output is…”
Section: Fractional-n Divider Pllmentioning
confidence: 99%
See 4 more Smart Citations
“…In this thesis, we only discuss a cascaded MASH 1-1 DSM adopt in our prototype. From the above signal flow, the output of the first quantizer is 5) and the second quantizer output is…”
Section: Fractional-n Divider Pllmentioning
confidence: 99%
“…where is an integer that ( + More generally, if there are phases to be selected, the output frequency would be = ( + ) , (3)(4)(5)(6)(7)(8)(9)(10)(11)(12)(13)(14)(15)(16)(17)(18)(19)(20)(21) and the tuning step would be ∆ = . (3)(4)(5)(6)(7)(8)(9)(10)(11)(12)(13)(14)(15)(16)(17)(18)(19)(20)(21)(22) This means that a finer tuning step can be achieved with more phases provided. The average shifted phase number during each is thus…”
Section: Constant-step Phase Switchingmentioning
confidence: 99%
See 3 more Smart Citations