Design of Gigahertz Tuning Range 5 GHz LC Digitally Controlled Oscillator in 0.18 μm CMOS

Abstract

In this paper design and simulation of a 4.3 -5.4 GHz LC digitally controlled oscillator (LC DCO) in IBM 7RF 0.18 µm CMOS technology are presented. Wide gigahertz tuning range is achieved by using two LC DCOs, sharing same structure. DCO is made of one NMOS negative impedance transistor pair and LC tank, which consists of high quality inductor and two switched capacitor arrays for coarse and fine frequency tuning. Coarse and fine tuning switched capacitor arrays are controlled using 6-bit and 3-bit binary words. To increase available frequency values, frequency divider is used. Structure of frequency divider is based on extended-true-single-phase-clock flip-flops. Divider is made of eight divide-by-2 cells connected in daisy chain, thus division values from 2 to 256 are available. Wide tuning range and high division values allows using such DCO with frequency divider in multi-standart transceivers. Whole device is supplied from a single 1.8 V voltage source. At highest frequency proposed device draws 90 mA current including all buffers. Phase noise is −116.4 dBc/Hz at 1 MHz offset from 5.44 GHz carrier. Designed dual DCO and frequency divider occupies about 0.4 mm × 0.5 mm of chip space and whole chip, including pads, occupies 1.5 mm × 1.5 mm area of silicon.K e y w o r d s: CMOS, integrated circuit, high frequency, digitally controlled oscillator, frequency divider, extended true-single-phase-clock

Structure of All-Digital Frequency Synthesiser for IoT and IoV Applications

“…Physical implementation of multicore DCO in 0.18 µm CMOS technology is presented in our previous work [26] and shown in Figure 8. It made of two LC tank DCO cores, decoupling stage, differential to single ended converter, tri-state buffers and frequency divider.…”

Review of V2X–IoT Standards and Frameworks for ITS Applications

“…For the latter reasons, it is necessary to look for DSRC and C-V2X architectural solutions that support reliable and efficient V2X connections. In order to carry out research on DSRC and C-V2X communication technologies, it is necessary to develop integrated circuits [12][13][14][15][16][17][18][19][20][21] and, on their basis, development platforms supporting all possible V2X communication technologies.…”

Design of area-efficient GHz range current mode frequency synthesizer using standard CMOS technology

“…The complementary metal-oxide-semiconductor (CMOS) integrated circuit (IC) has been one of the key momentums of the information technology in recent decades. There is always of a great interest in the application of low power computing techniques at the system, algorithmic and circuit level [1][2][3][4][5]. Phase-locked loops (PLLs) or frequency synthesizers have been studied extensively for their key roles as a clock generator in many applications such as microprocessors, computer networks and data links [6][7][8][9][10].…”