Design of a Virtual Logic Analyzer Based on FPGA

Liu, Weiping; Huan, Shi Yu

doi:10.1109/imccc.2016.206

Search citation statements

Order By: Relevance

Paper Sections

Select...

Introduction1

Citation Types

Supporting

Mentioning

Contrasting

Year Published

2018

2019

Publication Types

Select...

Article1

Other1

Relationship

Self Cite0

Independent2

Authors

Journals

Cited by 2 publications

(1 citation statement)

References 0 publications

Supporting

Mentioning

Contrasting

Order By: Relevance

“…The logic probe overcomes these shortcomings by being cheap and user friendly. It has the main disadvantage of being limited to only one input at a time and can therefore not be used in analyzing a digital circuit (Weiping & Huan, 2016).…”

Section: Introductionmentioning

confidence: 99%

Design of Combinational Logic Circuit Prober

Abdulhamid

Masimba

2019

Land Forces Academy Review

View full text Add to dashboard Cite

The objective of this paper is to design and implement a logic circuit prober to display truth tables of a three input combinational logic circuit. The truth table is to be as “1” and “0” on an ordinary 60 MHz oscilloscope. This paper meets this objective by using Lissajous Patterns to plot a “0” or a “1” on the oscilloscope screen. To plot a “0” on the oscilloscope screen, two sinusoidal signals in quadrature are supplied to the two inputs of the oscilloscope with the scope set to X-Y mode. To plot a “1” on the oscilloscope, only the signal to the Y input is allowed to reach the oscilloscope screen. To display all the 32 patterns required to obtain a three input truth table, two staircase waveforms are employed. The staircase waveforms, one eight-step and the other four-step, are added to the two sinusoidal signals to shift the patterns along the X and Y directions to produce all the 32 patterns.

show abstract

Section: Introductionmentioning

confidence: 99%