Design of a Low Power and High Speed Wallace Tree Encoder for Flash ADC

Hussain, Sarfraz; Kumar, Rajesh

doi:10.2139/ssrn.3516639

Cited by 2 publications

(1 citation statement)

References 0 publications

Supporting

Mentioning

Contrasting

Order By: Relevance

“…We need to employ two input XOR gates since a traditional ROM encoder requires an input of one out of N codes. "Wallace Tree encoder" accepts the thermometer code as input directly, therefore these transformations are not necessary [4][5]. This paper proposes a low power Wallace tree encoder by modifying the basic components i.e.…”

Section: Introductionmentioning

confidence: 99%

Design of Wallace Tree Encoder for Flash ADC

2023

IJETER

View full text Add to dashboard Cite

Analog to digital converter plays a very important role in today’s digitized world as they have wide range of applications. Wallace tree encoder is an effective hardware implementation in VLSI circuits that is utilized for the analogue to digital conversion process. The Wallace tree encoder transforms thermometer code into binary code in an ADC. The suggested flash digital to analogue converter confirmed the energy, and speed. The proposed technique provides Less Delay, Less Power Consumption, and a lesser number of transistors compared to existing techniques. In this project, the proposed transmission gate full adder technique provide Less Delay, Less Power Consumption, Better Power Delay Product and a lesser number of transistors. The proposed encoder is made to count the 1s available to the logic gates for designing ROM encoders and fat tree conversion. The power may be conserved by building a low power, high performance Wallace tree encoder implementing transmission gate logic and modified full adders since Wallace tree encoder uses more power. The proposed system focuses at lowering the transistor count to improve power efficiency and delay comparator, and it is effective in minimizing the bubble errors. The Wallace tree encoder is designed by using transmission gate based full adder circuits. The proposed designs are designed and simulated using LTspice Tool with 45nm CMOS technology. The power consumption of the encoder circuit must be decreased in order to create a low power Flash ADC. The power consumption of this encoder changes noticeably when the internal full adder circuit is modified

show abstract

Section: Introductionmentioning

confidence: 99%