Design of 3D Optical Network on Chip

Gu, Huaxi; Xu, Jiang

doi:10.1109/sopo.2009.5230071

Cited by 26 publications

(15 citation statements)

References 11 publications

Supporting

Mentioning

Contrasting

Order By: Relevance

“…Also, in [18], a canonical macrochip computing system has been studied. Structures based on 3-D mesh ONoC have been proposed in other studies in [19][20][21] where algorithms for routing in these structures have been introduced in these structures. Furthermore, in [21], OPNET is used to provide a simulation environment for investigating average delay and data packet loss rate in 2D and 3D mesh ONoCs.…”

Section: Related Workmentioning

confidence: 99%

Proposing an optimal structure for the architecture of wireless networks on chip

2015

View full text Add to dashboard Cite

The need for more scalability in design on one hand and the occurrence of latency and high power consumption in communications between distant cores on the other hand are considered as the most common challenges which networks on chip encounter. Today, wireless network on chip (WiNoC) is regarded as a novel proposed approach in which wireless links are shortcuts for the fast data transmission between distant cores. However, the presence of Wireless routers (WRs) in WiNoC increases the cost and area. Thus, finding an optimal structure for communicating between cores is essential. In this paper, genetic algorithm (GA) and simulated annealing (SA) are compared with each other under different traffic patterns to find the best positions of WRs. The results obtained from the simulations of this study indicate that GA has higher efficiency than SA. Furthermore, the resulting structure has fewer WRs and relatively desirable performance.

show abstract

Section: Related Workmentioning

confidence: 99%

Proposing an optimal structure for the architecture of wireless networks on chip

2015

View full text Add to dashboard Cite

show abstract

“…There are also some research works on the 3-D ONoC architectures. Gu et al [11] proposed a 3-D optical cubic-mesh NoC together with an optimized partial crossbar-based optical router. In this paper, we design new passiverouting 6 × 6 and 7 × 7 optical routers and propose optimized floorplans for the 3-D mesh-based ONoCs.…”

Section: Related Workmentioning

confidence: 99%

“…The electronic-controlled ONoCs were proposed to be implemented in a TSV-based two-layer 3-D chip, where an optical device layer is stacked upon the CMOS electronic layer through TSVs [9]. Based on the 3-D integration technologies, researchers also proposed some 3-D NoC architectures based on 3-D network topologies to improve the NoCs performance with shorter interconnection lengths [10], [11].…”

Section: Introductionmentioning

confidence: 99%

3-D Mesh-Based Optical Network-on-Chip for Multiprocessor System-on-Chip

Huang

et al. 2013

IEEE Trans. Comput.-Aided Des. Integr. Circuits Syst.

Self Cite

View full text Add to dashboard Cite

“…Matsutani also proposed XNoTs architecture 10 , which is based on traditional electric interconnects, while 3D Optical-crossbar Mesh is based on optical interconnects and has the enormous capacity, low latency, and fundamentally low power consumption. From the comparison in 11 , we can find that the optical crossbar using optical technology will consume less power and have less latency than the conventional ones.…”

Section: Three 3d Onoc Architecturesmentioning

confidence: 99%

Comparative study on 3D optical network-on-chip architectures

Zhang

2010

SPIE Proceedings

Self Cite

View full text Add to dashboard Cite

Network-on-chip (NoC) has been proposed to overcome the bottlenecks that on-chip communication faced due to the increase of chip complexity. However, limitations such as long delay and high power consumption make traditional NoC using electronic interconnects be inefficient for future use. A new design concept based on optical interconnects, Optical NoC, which can provide low latency, high bandwidth and lower power dissipation, is a promising solution for future onchip interconnection. In this paper, we will investigate three different 3D Mesh-based ONoC topologies and compare them in terms of End-to-end delay (ETE delay) and network throughput under varying injection rates. The simulation result shows that 3D Partially-connected Optical-crossbar Mesh can achieve smaller network latency and throughput than other three Mesh based architectures.

show abstract

Design of 3D Optical Network on Chip

Abstract: Abstract-

Cited by 26 publications

References 11 publications

Proposing an optimal structure for the architecture of wireless networks on chip

Proposing an optimal structure for the architecture of wireless networks on chip

3-D Mesh-Based Optical Network-on-Chip for Multiprocessor System-on-Chip

Comparative study on 3D optical network-on-chip architectures

Contact Info

Product

Resources

About