Design guidelines for soft implementations to embedded NoCs of FPGAs

Gamal, Noha; Fahmy, Hossam A. H.; Ismail, Yehea; Ismail, Tawfik; Din, Mohamed Mohie El; Mostafa, Hassan

doi:10.1109/idt.2016.7843011

Cited by 3 publications

(1 citation statement)

References 6 publications

Supporting

Mentioning

Contrasting

Order By: Relevance

“…The NoC based multiprocessor systemon-chip (MPSoC) shown in this paper is modelled in very high-speed integrated circuit hardware description language (VHDL) and SystemC. Gamal et al [14] implemented NoC design on Virtex 5 FPGA and analyzed on sub-module level. Soft and hard implementations were carried out and compared.…”

Section: Literature Reviewmentioning

confidence: 99%

Design of fault tolerant algorithm for network on chip router using field programmable gate array

Shahane,

Kurup

2024

IJRES

View full text Add to dashboard Cite

<p class="Abstract">Many internet protocol (IP) modules are present in contemporary system on chips (SoCs). This could provide an issue with interconnection among different IP modules, which would limit the system's ability to scale. Traditional bus-based SoC architectures have a connectivity bottleneck, and network on chip (NoC) has evolved as an embedded switching network to address this issue. The interconnections between various cores or IP modules on a chip have a significant impact on communication and chip performance in terms of power, area latency and throughput. Also, designing a reliable fault tolerant NoC became a significant concern. In fault tolerant NoC it becomes critical to identify faulty node and dynamically reroute the packets keeping minimum latency. This study provides an insight into a domain of NoC, with intention of understanding fault tolerant approach based on the XY routing algorithm for 4×4 mesh architecture. The fault tolerant NoC design is synthesized on Field programmable gate array (FPGA).</p>

show abstract

Section: Literature Reviewmentioning

confidence: 99%