2019
DOI: 10.1007/978-3-030-34515-0_82
|View full text |Cite
|
Sign up to set email alerts
|

Design Challenges for 3 Dimensional Network-on-Chip (NoC)

Help me understand this report

Search citation statements

Order By: Relevance

Paper Sections

Select...
1

Citation Types

0
2
0

Year Published

2022
2022
2023
2023

Publication Types

Select...
4
2

Relationship

0
6

Authors

Journals

citations
Cited by 12 publications
(2 citation statements)
references
References 7 publications
0
2
0
Order By: Relevance
“…Of the three, memory-based implementations are gaining popularity due to the significant growth of VLSI memory technology.Semiconductor memory is becoming cheaper, faster and consumes less power due to continuous improvements in silicon scaling technology. Advances in memory technology [14][15][16][17][18] have enabled better memory design based on application requirements today, and efficient memory-based multipliers are also possible.In the past, memory was a separate part of the processor unit, but now memory is part of the processor [19][20][21][22]. Since OMS-based multipliers already exist, I wanted to try an efficient OMS-based multiplier design that I hadn't explored and dealt with before.…”
Section: Introductionmentioning
confidence: 99%
“…Of the three, memory-based implementations are gaining popularity due to the significant growth of VLSI memory technology.Semiconductor memory is becoming cheaper, faster and consumes less power due to continuous improvements in silicon scaling technology. Advances in memory technology [14][15][16][17][18] have enabled better memory design based on application requirements today, and efficient memory-based multipliers are also possible.In the past, memory was a separate part of the processor unit, but now memory is part of the processor [19][20][21][22]. Since OMS-based multipliers already exist, I wanted to try an efficient OMS-based multiplier design that I hadn't explored and dealt with before.…”
Section: Introductionmentioning
confidence: 99%
“…The 3D integration provides large bandwidth, small foot print, reduced form factor and lower interconnect complexity over the two dimensional integration technologies. [9][10][11] The 3D technology attracted the semiconductor design engineers as it offers tremendous platform to attain more than Moore law. This brings heterogeneous materials such as Silicon (Si), II-V semiconductor and graphene, and technologies such as memories, optoelectronics, and logics on single chip.…”
mentioning
confidence: 99%