2011
DOI: 10.4028/www.scientific.net/kem.483.38
|View full text |Cite
|
Sign up to set email alerts
|

Design and System-Level Simulation of a Novel On-Chip Test Based on Macromodels

Abstract: The methods of on-chip integrated testing have a wide application with the development of the study for MEMS materials properties measurement in microscale. A novel on-chip integrated micro-tensile testing system is designed through system-level simulation based on macromodels to measure the fracture strength and fatigue mechanical properties of polysilicon thin films. The structure of testing instrument consists of V-beam electrothermal actuator, differential capacitance sensor, supporting spring and specimen… Show more

Help me understand this report

Search citation statements

Order By: Relevance

Paper Sections

Select...
1
1

Citation Types

0
0
0

Year Published

2013
2013
2013
2013

Publication Types

Select...
1

Relationship

1
0

Authors

Journals

citations
Cited by 1 publication
(2 citation statements)
references
References 4 publications
0
0
0
Order By: Relevance
“…It is based on the formal conversion of governing partial differential equation (PDE) systems to low-dimensional ordinary differential equation (ODE) systems. The analytic macromodel of polysilicon thin film specimen considering geometric nonlinearity and the numerical reduced-order model of V-beam electrothermal actuator based on Krylov subspace projection are created separately described with the MAST hardware language and then introduced into Architect module of Coventorware [5], shown as Fig. 4 and Fig.…”
Section: System-level Simulation Of On-chip Fatigue Bending Test Stru...mentioning
confidence: 99%
See 1 more Smart Citation
“…It is based on the formal conversion of governing partial differential equation (PDE) systems to low-dimensional ordinary differential equation (ODE) systems. The analytic macromodel of polysilicon thin film specimen considering geometric nonlinearity and the numerical reduced-order model of V-beam electrothermal actuator based on Krylov subspace projection are created separately described with the MAST hardware language and then introduced into Architect module of Coventorware [5], shown as Fig. 4 and Fig.…”
Section: System-level Simulation Of On-chip Fatigue Bending Test Stru...mentioning
confidence: 99%
“…The dimension parameter and symbol described by MAST of nonlinear beam model [5] Fig5. The dimension parameter and symbol described by MAST of V-beam actuator [5] Fig6. Schematic of Electrically-Actuated Testing Systems in ARCHITECT…”
Section: Fig3 the Schematic Diagram Of Tats And Eatsmentioning
confidence: 99%