2005
DOI: 10.1109/tim.2005.847206
|View full text |Cite
|
Sign up to set email alerts
|

Design and Performance Evaluation of a 2.5-GSPS Digital Receiver

Help me understand this report

Search citation statements

Order By: Relevance

Paper Sections

Select...
2
1
1
1

Citation Types

0
19
0

Year Published

2008
2008
2023
2023

Publication Types

Select...
5
2

Relationship

0
7

Authors

Journals

citations
Cited by 35 publications
(20 citation statements)
references
References 4 publications
0
19
0
Order By: Relevance
“…In order to eliminate the effects of noise and exceptions in above experiments, we conducted another group of experiment. Considering the results of section B, we calculated SRFFT with L=4 as reference and examples (we should notice that when L=4, we need at least 4 bits to denote a twiddle factor, which are the same to approximate kernel function in [5] ). The specific experimental method is as follows:…”
Section: Results Of Dynamic Rangementioning
confidence: 99%
See 3 more Smart Citations
“…In order to eliminate the effects of noise and exceptions in above experiments, we conducted another group of experiment. Considering the results of section B, we calculated SRFFT with L=4 as reference and examples (we should notice that when L=4, we need at least 4 bits to denote a twiddle factor, which are the same to approximate kernel function in [5] ). The specific experimental method is as follows:…”
Section: Results Of Dynamic Rangementioning
confidence: 99%
“…Then we can use the combination of shifting registers, adders and inverters to realize the binary multiplication in FPGA. Specific methods are shown in Table 1 [5]. Especially, additional bits ( log ) are needed to indicate the decimal during the quantification.…”
Section: Quantification Designmentioning
confidence: 99%
See 2 more Smart Citations
“…A classical receiver which accomplishes these requirements is a channelized receiver [3] which separates signals according to their frequencies. Recent advancements in Analog-to-Digital Converters (ADC) technology and in the speed of digital processors have made it possible to design relatively wide band digital channelized receivers [4][5][6][7]. The use of digital channelization in comparison with the analog approach allows to improve the imbalance between filters, which is one of the fundamental problems in analog receivers (digital circuitry is inherently reproducible, reliable, and accurate).…”
Section: Introductionmentioning
confidence: 99%