Design and implementation of multibit LFSR on FPGA to generate pseudorandom sequence number

Datta, Debarshi; Datta, Bipa; Dutta, Himadri Sekhar

doi:10.1109/devic.2017.8073966

Cited by 36 publications

(11 citation statements)

References 6 publications

Supporting

Mentioning

Contrasting

Order By: Relevance

“…This is why The flip flops' role in the configuration is acting as shift registers so they can generate pseudorandom sequences. The taps values can produce the polynomial equation, which in turn creates the repeating sequences [26]. The produced sequence can be deterministic because after definite repetitions the sequence restarts at the original value.…”

Section: Linear Feedback Shift Register (Lfsr) Modulementioning

confidence: 99%

High-Performance Data Compression-Based Design for Dynamic IoT Security Systems

2021

View full text Add to dashboard Cite

IoT technology is evolving at a quick pace and is becoming an important part of everyday life. Consequently, IoT systems hold large amounts of data related to the user of the system that is vulnerable to security breaches. Thus, data collected by IoT systems need to be secured efficiently without affecting the IoT systems’ performance and without compromising security as well. In this paper, a high-performance dynamic security system is introduced. The system makes use of the ZedBoard’s dynamic partial reconfiguration capability to shift between three distinct cipher algorithms: AEGIS, ASCON, and DEOXYS-II. The switching between the three algorithms is performed using two different techniques: the algorithm hopping technique or the power adaptive technique. The choice of which technique to be used is dependent on whether the system needs to be focused on performance or power saving. The ciphers used are the CAESAR competition finalists that achieved the greatest results in each of the three competition categories, where each cipher algorithm has its own set of significant characteristics. The proposed design seeks to reduce the FPGA reconfiguration time by the application of LZ4 (Lempel-Ziv4) compression and decompression techniques on the ciphers’ bitstream files. The reconfiguration time decreased by a minimum of 38% in comparison to the state-of-the-art design, while the resource utilization increased by approximately 2%.

show abstract

Section: Linear Feedback Shift Register (Lfsr) Modulementioning

confidence: 99%

High-Performance Data Compression-Based Design for Dynamic IoT Security Systems

2021

View full text Add to dashboard Cite

show abstract

“…The random delay T rnd can be generated in a variety of ways. For simplicity of implementation and explanation, we chose to generate the pseudorandom delays using a well-known linear feedback shift register (LFSR) structure [29,30], exemplified in the high-level diagram of Figure 4. The statistical properties of the pseudorandom sequence generated by an LFSR depend on the register's length L and on the position of the register feedback taps, defined by the feedback polynomial…”

Section: Interference Suppressionmentioning

confidence: 99%

An Optical Interference Suppression Scheme for TCSPC Flash LiDAR Imagers

Carrara¹,

Fiergolski²

2019

Applied Sciences

View full text Add to dashboard Cite

This paper describes an optical interference suppression scheme that allows flash light detection and ranging (LiDAR) imagers to run safely and reliably in uncontrolled environments where multiple LiDARs are expected to operate concurrently. The issue of optical interference is a potential show-stopper for the adoption of flash LiDAR as a technology of choice in multi-user application fields such as automotive sensing and autonomous vehicle navigation. The relatively large emission angle and field of view of flash LiDAR imagers make them especially vulnerable to optical interference. This work illustrates how a time-correlated single-photon counting LiDAR can control the timing of its laser emission to reduce its statistical correlation to other modulated or pulsed light sources. This method is based on a variable random delay applied to the laser pulse generated by LiDAR and to the internal circuitry measuring the time-of-flight. The statistical properties of the pseudorandom sequence of delays determines the effectiveness of LiDAR resilience against unintentional and intentional optical interference. For basic multi-camera operation, a linear feedback shift register (LFSR) was used as a random delay generator, and the performance of the interference suppression was evaluated as a function of sequence length and integration time. Direct interference from an identical LiDAR emitter pointed at the same object was reduced up to 50 dB. Changing integration time between 10 ms and 100 ms showed a marginal impact on the performance of the suppression (less than 3 dB deviation). LiDAR signal integrity was characterized during suppression, obtaining a maximum relative deviation of the measured time-of-flight of 0.1%, and a maximum deviation of measurements spread (full-width half-maximum) of 3%. The LiDAR signal presented an expected worst-case reduction in intensity of 25%.

show abstract

“…The test pattern generation method proposed in this paper is based on the LBIST method. The traditional LBIST technology is based on the pseudo-random test patterns generated by the linear feedback shift register (LFSR) [9]. This will lead to a large test power consumption during the test.…”

Section: Introductionmentioning

confidence: 99%

Low Cost Test Pattern Generation in Scan-Based BIST Schemes

et al. 2019

View full text Add to dashboard Cite

This paper proposes a low-cost test pattern generator for scan-based built-in self-test (BIST) schemes. Our method generates broadcast-based multiple single input change (BMSIC) vectors to fill more scan chains. The proposed algorithm, BMSIC-TPG, is based on our previous work multiple single-input change (MSIC)-TPG. The broadcast circuit expends MSIC vectors, so that the hardware overhead of the test pattern generation circuit is reduced. Simulation results with ISCAS’89 benchmarks and a comparison with the MSIC-TPG circuit show that the proposed BMSIC-TPG reduces the circuit hardware overhead about 50% with ensuring of low power consumption and high fault coverage.

show abstract

Design and implementation of multibit LFSR on FPGA to generate pseudorandom sequence number

Cited by 36 publications

References 6 publications

High-Performance Data Compression-Based Design for Dynamic IoT Security Systems

High-Performance Data Compression-Based Design for Dynamic IoT Security Systems

An Optical Interference Suppression Scheme for TCSPC Flash LiDAR Imagers

Low Cost Test Pattern Generation in Scan-Based BIST Schemes

Contact Info

Product

Resources

About