Design and implementation of a 2-level sinusoidal PWM generator with modulation based harmonic elimination

Rafique,; Rehman,; Ahmed, M.F.

doi:10.1109/inmic.2008.4777797

Cited by 1 publication

(1 citation statement)

References 7 publications

Supporting

Mentioning

Contrasting

Order By: Relevance

“…The authors propose the storage by lookup tables of the sinusoidal signals generated for the modulation waveforms. [20] uses systemC and a Xilinx Spartan 3E FPGA for the design of a PWM with harmonic reduction. Following this same line of harmonic reduction, in [21] another FPGAbased random modulation technique for DC/DC converter is presented.…”

Section: Related Workmentioning

confidence: 99%

Fast FPGA Prototyping to Explore and Compare New SPWM Strategies

Geninatti,

Ortiz-López,

Quiles-Latorre

et al. 2024

IEEE Trans. Circuits Syst. I

View full text Add to dashboard Cite

This study presents a Flexible Test Bench (FTB) implemented with FPGA that synthesises of a large number of strategies that apply "Spread Spectrum" to reduce the energy of the fundamental harmonics present in a conventional Pulse Width Modulation (PWM). The FTB not only incorporates most of the known spread spectrum techniques but also allows to combine them and even to easily create new ones, thus providing a highly flexible test bench. The FTB has been described in standard VHDL, so it can be synthesised using any synthesis tool, and the number of logical resources used by each of them can be determined according to the spread spectrum strategy configured in its registers. Therefore, a tool is available to choose, according to the spectral response and the consumption of logic resources, the most suitable PWM spread spectrum strategy for each application. The particularity of the proposal is to have a unique hardware platform that allows the comparison of different techniques under the same physical implementation conditions since geometry and physical location are important when evaluating the conducted and radiated emission of the circuits. Another objective of our FTB is to solve in a unified way all the numerical aspects present in the FPGA-based implementation so that the numerical ranges and roundings used affect all the implemented techniques equally.

show abstract

Section: Related Workmentioning

confidence: 99%