Design and Analysis of Low Flicker-Noise CMOS Mixers for Direct-Conversion Receivers

Park, Jinsung; Lee, Chang-Ho; Kim, Byung‐Sung; Laskar, J.

doi:10.1109/tmtt.2006.885582

Cited by 150 publications

(58 citation statements)

References 18 publications

Supporting

Mentioning

Contrasting

Unclassified

Order By: Relevance

“…In some cases the current bleeding circuits are used to minimize the flicker noise using an induction in parallel to tail capacitance [11]. Such arrangement helps resonate the tail capacitance and increases the conversion gain [12][13][14]. In some cases dynamic current injection also used to minimize the flicker noise by having a tail-inductor to resonate at the frequency of 2 of [15].…”

Section: B Noise Behavior At Low Frequenciesmentioning

confidence: 99%

Low-Power Gilbert Mixer Performance and a Study on Noise Parameters for UWB Frequencies

2018

IJRTER

View full text Add to dashboard Cite

Abstract-The role of Gilbert mixer as an active circuit in most of the communication systems is well known due to isolation between ports and its performance at high frequencies for power applications. However, the performances of these mixers are under a threat due to the involvement of various noise elements within the circuit designs and manufacturing defects. In this research, a detailed study on the manufacturing defects and transistor size impacting on the noise elements is discussed in detail for ultra-wideband (UWB) applications. The tested results in the laboratory revealed various influential factors for flicker noise and thermal noise and also helped to reduce the noise figure to 6 dB as compared with previous works in the same area.

show abstract

Section: B Noise Behavior At Low Frequenciesmentioning

confidence: 99%

Low-Power Gilbert Mixer Performance and a Study on Noise Parameters for UWB Frequencies

2018

IJRTER

View full text Add to dashboard Cite

show abstract

“…As a measure of comparison, a typical conventional current bleeding mixer is shown in Fig. 2 where the LO switching stage (M 3 -M 6 ) and the RF transconductance stage (M 1 -M 2 ) is constructed of NMOS transistors which are stacked between the power supply and ground rail [7]. The gate of LO switching stage is required to bias slightly above the threshold (V th ) of the transistors.…”

Section: Proposed Ultra-low Voltage Mixer Designmentioning

confidence: 99%

“…Current bleeding mixer is an intriguing topology for high performance mixer in the context of the linearity and conversion gain [6,7]. In this topology, the current is branched out, to independently control the amount of DC current through the transconductance stage and LO switching stage.…”

Section: Introductionmentioning

confidence: 99%

“…As less current flows through the LO switching stage, the output load resistance can be also increased, improving the mixer's conversion gain. Current bleeding mixer such as in [7] has difficulty to operate below 1 V of voltage as the transconductance stage, LO stage and load resistors are cascoded between power supply and ground rail. In this paper, a modified CMOS based current bleeding mixer topology is proposed by adopting a combination of NMOS current bleeding transistor, a PMOS LO switching stage and integrated inductors to achieve ultra-low voltage operation at 0.5 V. The proposed architecture is simulated in 0.13 μm standard CMOS technology.…”

Section: Introductionmentioning

confidence: 99%

See 1 more Smart Citation

Design of ultra-low voltage 0.5V CMOS current bleeding mixer

Tan

Sidek

Ramiah

et al. 2012

IEICE Electron. Express

View full text Add to dashboard Cite

This paper presents an ultra-low voltage and low power current bleeding CMOS double balanced mixer targeted for ZigBee application in 2.4 GHz frequency band. It introduces and discusses a modified CMOS based current bleeding mixer topology adopting a combination of NMOS current bleeding transistor, with a PMOS Local Oscillator (LO) switching stage and integrated inductors to achieve ultra-low voltage headroom operation at 0.5 V. This mixer is simulated and verified in 0.13 μm standard CMOS technology. The result shows a conversion gain (CG) of 11.84 dB, 1 dB compression point (P 1 dB ) at −14.36 dBm, third-order intercept point (IIP3) of −5 dBm and a noise figure (NF) of 15 dB and with a power consumption of 930 μW. Keywords: mixer, ultra-low voltage, CMOS, ZigBee, current bleeding Classification: Integrated circuits References[1] T. Song, H.-S. Oh, and S. Hong, "A low-power 2.4GHz current-reused receiver front-end and frequency source for wireless sensor network," IEEE J. Solid-State Circuits, vol. 42, no. 5, pp. 1012-1022

show abstract

“…Noise cancellation technique has been widely used by introducing dynamic current bleeding approach to the LO switching stage to reduce the bias current of LO switches and hence the noise level of a mixer [1]. However, there are a few drawbacks about conversion gain and linearity [2,3]. The requirement of linearity performance for a mixer becomes more critical criteria in RF transceivers and affects the linearity of the overall system.…”

Section: Introductionmentioning

confidence: 99%

A low voltage highly linear CMOS up conversion mixer based on current conveyor

Saberkari

Shokouhi

Abrishamifar

2009

IEICE Electron. Express

View full text Add to dashboard Cite

This paper presents a low voltage highly linear CMOS up conversion mixer based on current conveyor (CCII), which converts an input of 100 MHz IF signal to an output of 2.4 GHz RF signal. The linearity of the designed mixer is greatly enhanced by utilizing a fully differential current conveyor. The flipped voltage follower (FVF) technique is applied for decreasing the current conveyor nonideality and the nonlinear output resistance of its buffer. Folded cascode structure has been used in the proposed mixer to achieve low supply voltage operation and separate biasing current of local oscillator (LO) switching and transconductance stages of mixer for decreasing the noise level of switching pairs. Full transistor level simulation results performed by Cadence in AMS 0.35 µm CMOS technology reveal high linearity of the proposed mixer after a FOM-based comparison which has achieved up to 13.32 dBm IIP3, −1.34 dBm P-1 dB and 96.7 dBm IIP2 with a conversion gain of 4.2 dB while consumes only 1.2 mW at supply voltage of 1 V.

show abstract

Design and Analysis of Low Flicker-Noise CMOS Mixers for Direct-Conversion Receivers

Cited by 150 publications

References 18 publications

Low-Power Gilbert Mixer Performance and a Study on Noise Parameters for UWB Frequencies

Low-Power Gilbert Mixer Performance and a Study on Noise Parameters for UWB Frequencies

Design of ultra-low voltage 0.5V CMOS current bleeding mixer

A low voltage highly linear CMOS up conversion mixer based on current conveyor

Contact Info

Product

Resources

About