Design and Analysis of Area and Power Efficient 1-Bit Full Subtractor using 120nm Technology

Sharma, Pranshu; Sharma, Anjali; Singh, Richa

doi:10.5120/15408-3978

Cited by 1 publication

(1 citation statement)

References 3 publications

Supporting

Mentioning

Contrasting

Order By: Relevance

“…To perform the designing, full custom implementation and simulation of Subtractor at the CMOS circuit level suggests CMOS 45nm technology [5]. It is designed to check if the circuit may perform with all the possible combinations of the input beside the logic performance [6] and to evaluate the standard of the output signals in terms of voltage levels [7]. The access performance of the circuit is in measured terms of speed, area, delay and power consumption [8], [15].…”

Section: Introductionmentioning

confidence: 99%

Minimizing Power Consumption in CMOS Full Subtractor using SVL Technique

Narwariya¹,

Akashe²

2015

IJCA

View full text Add to dashboard Cite

Full Subtractor using Self Controllable Voltage Level (SVL) Technique is designed in this paper. The circuit can supply an increased dc voltage to an active-load circuit required or can decrease the dc voltage supplied to a load circuit under standby mode is developed. Full Subtractor is a consumed low power and low Leakage as compare to conventional design with SVL technique. We may reduce the value of total power dissipation by applying the U-SVL (upper Self Controllable voltage level) technology in which the supply potential is increased and L-SVL (Lower Self Controllable voltage level) technology in which the ground potential is raised. The analysis paper represents how to control power using SVL techniques. The SVL technique based Full Subtractor compared to conventional design that based on power consumption, propagation delay speed and layout area is more preferred. Low-power techniques projected to reduce power in nanoscale CMOS-Very Large Scale Integration (VLSI) systems, Using SVL technique. The result shows that there is significant reduction in Power assimilation of Full Subtractor in reference mode. This design is much useful in designing the system that low power consumed. The circuit is designed using Cadence Tools in 45nm Technology.

show abstract

Section: Introductionmentioning

confidence: 99%