Delay Mismatches Analysis for Multi-level Outphasing Digital Transmitters

Chen, Zhang; Wei, Zhihu; Zhu, Jiashun

doi:10.1109/icct56141.2022.10072536

Cited by 2 publications

(1 citation statement)

References 11 publications

Supporting

Mentioning

Contrasting

Order By: Relevance

“…Nevertheless, the increase in the number of levels will inevitably lead to a more complex ADTx system. References [13][14][15] used digital delay line chips to achieve high-resolution requirements. They used two outphasing signals separated from the baseband signal to drive the delay line chip to generate high-resolution pulse sequences.…”

Section: Introductionmentioning

confidence: 99%

An Outphasing Architecture Based on Parallel Radio Frequency–Pulse Width Modulation Method for All-Digital Transmitter

Wang,

Zhou,

Wang

et al. 2024

Electronics

View full text Add to dashboard Cite

For the existing outphasing architectures of an all-digital transmitter (ADTx), the required sampling rate of the signal is too high, which increases the difficulty of digital radio frequency pulse width modulation (RF-PWM) processing. In this paper, we present an outphasing architecture based on the parallel RF-PWM method for an ADTx. Through polyphase interpolation, two baseband outphasing signals are divided into multiple low-rate signals to process simultaneously. The parallel outphasing signals are modulated and encoded to obtain 1-bit parallel signals, which are, respectively, transmitted to multigigabit transceivers (MGTs) to generate two two-level high-speed pulses with different phases. Finally, a three-level high-speed pulse is synthesized and amplified through the switching power amplifier. Through this parallel scheme, the sampling rate of digital RF-PWM signal processing is effectively reduced. Moreover, to explore a pulse encoding method, the outphasing architecture is combined with a zero-crossing comparison through an angle calculation and quadrant judgment, which simplifies the modulation and encoding process. In addition, the impact of the sub-filter order and the number of parallel paths on system performance is analyzed. The simulation results show that for a 16QAM signal with a baseband bandwidth of 20 MHz and a carrier frequency of 200 MHz, the adjacent channel power ratio (ACPR) is below −45 dBc and the error vector magnitude (EVM) is below 1% in the proposed scheme.

show abstract

Section: Introductionmentioning

confidence: 99%