1998
DOI: 10.1016/s0167-9260(98)00019-4
|View full text |Cite
|
Sign up to set email alerts
|

Delay fault models for VLSI circuits

Help me understand this report

Search citation statements

Order By: Relevance

Paper Sections

Select...
2

Citation Types

0
2
0

Year Published

2003
2003
2012
2012

Publication Types

Select...
2
1
1

Relationship

0
4

Authors

Journals

citations
Cited by 4 publications
(2 citation statements)
references
References 32 publications
0
2
0
Order By: Relevance
“…Test generation for path delay faults is known to be computationally intensive as the number of paths in a circuit can be exponential with respect to the circuit size. Path delay fault test can be broadly classified into two categories, namely, robust delay fault test and nonrobust delay fault test [Gharaybeh et al 1997;Pomeranz and Reddy 1998]. Robust path delay fault tests [Fuchs et al 1993;McGeer et al 1991;Saldanha et al 1992] are those which can detect faults along a path irrespective of any other faults in the circuit.…”
Section: Introductionmentioning
confidence: 99%
“…Test generation for path delay faults is known to be computationally intensive as the number of paths in a circuit can be exponential with respect to the circuit size. Path delay fault test can be broadly classified into two categories, namely, robust delay fault test and nonrobust delay fault test [Gharaybeh et al 1997;Pomeranz and Reddy 1998]. Robust path delay fault tests [Fuchs et al 1993;McGeer et al 1991;Saldanha et al 1992] are those which can detect faults along a path irrespective of any other faults in the circuit.…”
Section: Introductionmentioning
confidence: 99%
“…Therefore circuits are tested for functional and temporal behavior. One very powerful fault model is the Path Delay Fault Model (PDFM) that allows to detect static and dynamic faults [7].…”
Section: Introductionmentioning
confidence: 99%