2009
DOI: 10.1109/jproc.2009.2020712
|View full text |Cite
|
Sign up to set email alerts
|

Computer Systems Based on Silicon Photonic Interconnects

Help me understand this report

Search citation statements

Order By: Relevance

Paper Sections

Select...
2
1
1

Citation Types

3
141
0
1

Year Published

2009
2009
2022
2022

Publication Types

Select...
7
2

Relationship

0
9

Authors

Journals

citations
Cited by 389 publications
(146 citation statements)
references
References 53 publications
3
141
0
1
Order By: Relevance
“…This has fueled significant research and development work in this area in the past few years. [1][2][3][4][5][6][7][8][9][10][11] Many silicon-based active photonics components, such as high-speed modulators and Ge photodetectors [4][5][6][7][8][9][10] have been demonstrated on submicron waveguides. However, submicron SOI waveguides still suffer from high fiber coupling loss, high polarization dependent loss, and large waveguide birefringence and phase noise.…”
mentioning
confidence: 99%
“…This has fueled significant research and development work in this area in the past few years. [1][2][3][4][5][6][7][8][9][10][11] Many silicon-based active photonics components, such as high-speed modulators and Ge photodetectors [4][5][6][7][8][9][10] have been demonstrated on submicron waveguides. However, submicron SOI waveguides still suffer from high fiber coupling loss, high polarization dependent loss, and large waveguide birefringence and phase noise.…”
mentioning
confidence: 99%
“…This is far from the 2015 energy target for tunable WDM filters of 30 fJ/bit [2] or reported values of 15 fJ/bit [11] using under-etched waveguides and flexible wavelength registration. Another way to improve the power consumption could come from (1) fabrication, where a better control over the silicon waveguide thickness could lower the maximum tuning range required [12], (2) from design, by using designs with larger FSR and thus increasing the wavelength shift for given power consumption or (3) by an increased bitrate.…”
Section: B Thermal Tuningmentioning
confidence: 83%
“…Independent of the actual operation temperature, one can expect (in a worst case scenario) the need to tune the receiver filter grid up to a full FSR to lock it to an incoming laser grid. If each channel of our receiver will handle a bitrate of 20 Gb/s (following the reasoning of [2]), this would mean a worst-case power consumption of 3.7 pJ/bit for design 1 and a 5.07 pJ/bit for design 2. Note that this is a worst-case scenario, on average one device will consume half of this power (corresponding to only half a Fig.…”
Section: B Thermal Tuningmentioning
confidence: 99%
“…As motivated earlier, a macrochip is a logically contiguous piece of photonically interconnected silicon that integrates CPUs, memory, and a system-wide interconnect [6]. It provides significant advantages in computational density, energy efficiency, bisection bandwidth, and reduced message latency over traditional integrated multichip systems.…”
Section: Review Of the Macrochipmentioning
confidence: 99%