Composability in the time-triggered system-on-chip architecture

Kopetz, Hermann; Salloum, C. El; Huber, Bernhard A.; Obermaisser, Roman; Paukovits, C.

doi:10.1109/socc.2008.4641485

Cited by 21 publications

(16 citation statements)

References 4 publications

Supporting

Mentioning

Contrasting

Order By: Relevance

“…The Time-Triggered Architecture (TTA) is a composable platform on which every thread and every packet is statically scheduled according to a global clock, fitting to the TT MoC [7]. A working MP-SoC prototype featuring a TT network-on-chip (TTNoC) has been presented [12]. A drawback is that it is difficult to distribute a global clock to all parts of the system in contemporary chips.…”

Section: B Composable Platformsmentioning

confidence: 99%

A Scenario-Aware Dataflow Programming Model

Kampenhout¹,

Stuijk²,

Goossens³

2015

2015 Euromicro Conference on Digital System Design

View full text Add to dashboard Cite

Abstract-The FSM-SADF model of computation allows to find a tight bound on the throughput of firm real-time applications by capturing dynamic variations in scenarios. We explore an FSM-SADF programming model, and propose three different alternatives for scenario switching. The best candidate for our CompSOC platform was implemented, and experiments confirm that the tight throughput bound results in a reduced resource budget. This comes at the cost of a predictable overhead at runtime as well as increased communication and memory budgets. We show that design choices offer interesting trade-offs between run-time cost and resource budgets.

show abstract

Section: B Composable Platformsmentioning

confidence: 99%

A Scenario-Aware Dataflow Programming Model

Kampenhout¹,

Stuijk²,

Goossens³

2015

2015 Euromicro Conference on Digital System Design

View full text Add to dashboard Cite

show abstract

“…Time and space partitioning are also core principles of the time-triggered architecture (TTA) [14]. Time-triggering has furthermore been used to provide a composable environment within a system-on-chip [15]. Annex F of the IEC 61508-3 standard [16] non-interference between different software elements and gives recommendations on which ones to apply for safety-critical services.…”

Section: Related Workmentioning

confidence: 99%

A composable real-time architecture for replicated railway applications

Resch

Steininger

Scherrer

2015

Journal of Systems Architecture

View full text Add to dashboard Cite

“…As previously explained in Section 2.2.1, composability implies that the starting time and response time of a request from a requestor must be completely independent of requests from requestors belonging to other applications. Composability is trivially achieved by mapping applications to different resources, an approach used by federated architectures in the automotive and aerospace industries [24]. However, this method is prohibitively expensive for systems that are not safety-critical.…”

Section: Composable Resourcesmentioning

confidence: 99%