Common mode current attenuation techniques for use with PWM drives

Swamy, Mahesh; Yamada, Kenji; Kume, T.

doi:10.1109/63.911149

Cited by 134 publications

(26 citation statements)

References 5 publications

Supporting

Mentioning

Contrasting

Unclassified

Order By: Relevance

“…CMV is dependent on the virtual dc link voltage of the proposed power electronic converter. If the virtual dc link voltage of the proposed converter is changed, the CMV will also change (Lee and Sul 2001;Swamy et al 2001;Wei et al 2004;Holmes 1996;Lee et al 2010;Yue et al 2006;Arifujjaman 2013;Ponmani and Rajaram 2013). Requirement of rotor voltage also varies with respect to slip value which is governed by the wind characteristics.…”

Section: Analysis and Review Of Matrix Converter Performancementioning

confidence: 99%

Mitigation of operational losses in matrix converter fed DFIG for WECS

Ashfaq

Tripathi

2015

Renewables

View full text Add to dashboard Cite

With the change in the wind profile, the speed of doubly fed induction generator (DFIG) of wind energy conversion system (WECS) changes from super synchronous to sub synchronous range and vice versa. DFIG is operated to generate quality power; hence, power at rotor side is controlled using matrix converter taking power from grid and feeding back power to the grid depending on the wind profile. Input voltage required to be fed to the rotor side of DFIG is always changing and depends on the speed of the available wind. During the operation when power is fed from grid to rotor of DFIG, a high-voltage stress continues across the switches of power electronic converter (PEC). In existing topologies of the matrix converter used with the DFIG in WECS, the constant voltage stress at the power electronic switch (PES) is available which causes the higher losses across the switch. This also causes common mode voltage (CMV) which leads to the over voltage stress. This may cause winding insulation damage and bearing failure of the DFIG. Furthermore, higher dv/dt of CMV raises the leakage current which causes the thermal stress and electromagnetic noise to the equipments installed near the matrix converter. In this paper, the work done is focused on the mitigation of operational losses in matrix converter fed doubly fed induction generator for wind energy conversion system. The overall loss in the matrix converter and mitigation of common mode voltage is achieved, which improves the overall efficiency and the performance of the wind energy conversion system.

show abstract

Section: Analysis and Review Of Matrix Converter Performancementioning

confidence: 99%

Mitigation of operational losses in matrix converter fed DFIG for WECS

Ashfaq

Tripathi

2015

Renewables

View full text Add to dashboard Cite

show abstract

“…From Equations (5) and (8), the space vector diagram of zero CMV for 7-level multilevel inverters is plotted in Figure 2, where each star stands for a zero CMV vector. …”

Section: Profile Of Zero CMVmentioning

confidence: 99%

“…For decades, passive filters and active filters [7][8][9] have been proposed to reduce the impact of CMVs. However, these methods cause the volume and the control of the equipment to increase significantly.…”

Section: Introductionmentioning

confidence: 99%

A SVPWM to Eliminate Common-Mode Voltage for Multilevel Inverters

et al. 2017

View full text Add to dashboard Cite

This paper presents a new space vector pulse width modulation (SVPWM) to eliminate common-mode voltage (CMV) for multilevel inverters. The proposed SVPWM is performed in a new coordinate system, in which the converter voltage vectors have only integer entries and the absolute coordinate increment between adjacent vectors is equal to 1. The location of the reference vector, detection of the nearest three CMV vectors, and duty cycles of the nearest three CMV vectors are all obtained by simple calculations, no lookup table is needed and the SVPWM is computationally fast. Compared with earlier pulse width modulations (PWMs), the realization of the CMV vectors is very simple, and the CMV of multilevel inverters are limited to zero with any modulation index. Because the SVPWM is independent of the level number of the inverter, the proposed SVPWM is suitable for any level of inverter. This paper also thoroughly compares the proposed SVPWM with prior PWMs. Experimental results are also given in the paper.

show abstract

“…This particular effect can be reduced actively and passively. Passive methods use passive components such as inductors, transformers, and other passive elements [10], [11]. Nevertheless, these passive elements increase the cost, size, and weight of inverter.…”

Section: Introductionmentioning

confidence: 99%

Reduction of Common Mode Voltage in Asymmetrical Dual Inverter Configuration Using Discontinuous Modulating Signal Based PWM Technique

Reddy¹,

Reddy²,

Reddy³

et al. 2015

Journal of Power Electronics

View full text Add to dashboard Cite

Conventional space vector pulse width modulation based asymmetrical dual inverter configuration produces high common mode voltage (CMV) variations. This CMV causes the flow of common mode current, which adversely affects the motor bearings and electromagnetic interference of nearby electronic systems. In this study, a simple and generalized carrier based pulse width modulation (PWM) technique is proposed for dual inverter configuration. This simple approach generates various continuous and discontinuous modulating signals based PWM algorithms. With the application of the discontinuous modulating signal based PWM algorithm to the asymmetrical dual inverter configuration, the CMV can be reduced with a slightly improved quality of output voltage. The performance of the continuous and discontinuous modulating signals based PWM algorithms is explored through both theoretical and experimental studies. Results show that the discontinuous modulating signal based PWM algorithm efficiently reduces the CMV and switching losses.

show abstract

Common mode current attenuation techniques for use with PWM drives

Cited by 134 publications

References 5 publications

Mitigation of operational losses in matrix converter fed DFIG for WECS

Mitigation of operational losses in matrix converter fed DFIG for WECS

A SVPWM to Eliminate Common-Mode Voltage for Multilevel Inverters

Reduction of Common Mode Voltage in Asymmetrical Dual Inverter Configuration Using Discontinuous Modulating Signal Based PWM Technique

Contact Info

Product

Resources

About