2014 IEEE 20th Pacific Rim International Symposium on Dependable Computing 2014
DOI: 10.1109/prdc.2014.28
|View full text |Cite
|
Sign up to set email alerts
|

Codes Correcting Asymmetric/Unidirectional Errors along with Bidirectional Errors of Small Magnitude

Abstract: Dominant error sources in multi-level cell NAND Flash memories shift threshold voltage levels to either positive or negative values, thus errors are modeled by nonbinary unidirectional channels. However, bidirectional errors can also be caused when positive and negative errors have equivalent significance. Compared to unidirectional cases, error magnitude of bidirectional errors are considered to be small. In this correspondence, novel error correcting codes which correct limited magnitude asymmetric/unidirect… Show more

Help me understand this report

Search citation statements

Order By: Relevance

Paper Sections

Select...
2
1

Citation Types

0
3
0

Year Published

2017
2017
2019
2019

Publication Types

Select...
2
1

Relationship

0
3

Authors

Journals

citations
Cited by 3 publications
(3 citation statements)
references
References 4 publications
(2 reference statements)
0
3
0
Order By: Relevance
“…Only 14.42% of these injected faults resulted in bidirectional errors (BEs), while most of the faults caused unidirectional errors (UEs). This also proved the fact that most of the errors in VLSI circuits result in UEs at the output [19][20][21]. Even though SEDC is an AUED scheme, and it provides 100% fault coverage against UEs, it also successfully detected 47.62% of the BEs, as shown in Table 5.…”
Section: Fault Coverage Of the Proposed Hw-level Fault Tolerancementioning
confidence: 67%
See 2 more Smart Citations
“…Only 14.42% of these injected faults resulted in bidirectional errors (BEs), while most of the faults caused unidirectional errors (UEs). This also proved the fact that most of the errors in VLSI circuits result in UEs at the output [19][20][21]. Even though SEDC is an AUED scheme, and it provides 100% fault coverage against UEs, it also successfully detected 47.62% of the BEs, as shown in Table 5.…”
Section: Fault Coverage Of the Proposed Hw-level Fault Tolerancementioning
confidence: 67%
“…Transient faults or soft errors are transient-induced events on memory and logic circuits caused by the striking of rays emitted from an IC package and high energy alpha particles from cosmic rays [14][15][16][17][18]. Also, in multilevel cell memories like NAND Flash memories, these errors are mostly caused by cell-to-cell interference and data retention errors [19]. Physical protection such as shielding, temperature control, and grounding circuits are not always feasible; hence, in such cases, concurrent error detecting (CED) methods are employed for protection against these errors.…”
Section: Introductionmentioning
confidence: 99%
See 1 more Smart Citation