CMOS Test and Evaluation 2014
DOI: 10.1007/978-1-4939-1349-7_10
|View full text |Cite
|
Sign up to set email alerts
|

CMOS Metrics and Model Evaluation

Help me understand this report

Search citation statements

Order By: Relevance

Paper Sections

Select...
1
1

Citation Types

0
2
0

Year Published

2015
2015
2018
2018

Publication Types

Select...
2
1

Relationship

0
3

Authors

Journals

citations
Cited by 3 publications
(2 citation statements)
references
References 9 publications
0
2
0
Order By: Relevance
“…Now, to proceed with the computation of channel resistance, in the expression for I DS in the linear region, the second term (V DS 2 /2) can be ignored, as its value is very small. In addition, with digital switching circuits, the channel length modulation factor can be ignored, as the effect of V DS on the switching is very small [15] . Hence,…”
Section: When One Mosfet Is In Linear Region and The Other Is In Cutoffmentioning
confidence: 99%
“…Now, to proceed with the computation of channel resistance, in the expression for I DS in the linear region, the second term (V DS 2 /2) can be ignored, as its value is very small. In addition, with digital switching circuits, the channel length modulation factor can be ignored, as the effect of V DS on the switching is very small [15] . Hence,…”
Section: When One Mosfet Is In Linear Region and The Other Is In Cutoffmentioning
confidence: 99%
“…The significant improvement in the advanced CMOS process has raised much interest in Si based millimeter-wave integrated circuit design during recent years [1][2][3][4][5]. It has also led to the development integration OE power amplifier.…”
Section: Introductionmentioning
confidence: 99%