2021
DOI: 10.1002/smll.202105684
|View full text |Cite
|
Sign up to set email alerts
|

CMOS‐Compatible Electronic–Plasmonic Transducers Based on Plasmonic Tunnel Junctions and Schottky Diodes

Abstract: plasmonic metals, such as Au and Ag, that are not CMOS compatible. [8] Here, we report an all-electrical, CMOS-compatible electronic-plasmonic transducer based on an Al-AlO X -Cu tunnel junction as the plasmon source, a Si-Cu Schottky diode as the plasmon detector, both connected by a Cu plasmonic strip waveguide. These electronic-plasmonic transducers do not require bulky off-chip components and are useful for future on-chip applications where it is vital to interface plasmonics with microelectronics. [1,9] O… Show more

Help me understand this report

Search citation statements

Order By: Relevance

Paper Sections

Select...
1

Citation Types

0
6
0

Year Published

2022
2022
2024
2024

Publication Types

Select...
5

Relationship

0
5

Authors

Journals

citations
Cited by 9 publications
(6 citation statements)
references
References 83 publications
(102 reference statements)
0
6
0
Order By: Relevance
“…Another layer of Al 2 O 3 (∼8 nm) was chosen as the insulating oxide due to its excellent lm quality and large bandgap. [18][19][20] Fig. 1b illustrates the corresponding cross-section view, where Al was selected as the contact metal since a good ohmic contact can be formed between Al and TiO 2 without annealing, while Pt is used as a capping layer to prevent the Al layer from oxidization.…”
Section: Resultsmentioning
confidence: 99%
“…Another layer of Al 2 O 3 (∼8 nm) was chosen as the insulating oxide due to its excellent lm quality and large bandgap. [18][19][20] Fig. 1b illustrates the corresponding cross-section view, where Al was selected as the contact metal since a good ohmic contact can be formed between Al and TiO 2 without annealing, while Pt is used as a capping layer to prevent the Al layer from oxidization.…”
Section: Resultsmentioning
confidence: 99%
“…9,29,30 The opening possibility to use tunnel junctions with a silicon electrode (even provided that the counterpart electrode is metallic) seems especially attractive for prospective implementation of nanoscale LEIT sources and receivers of optical radiation. 31 Replacing one of the electrodes with Si or CMOS-compatible materials would pave the way toward CMOS-compatible electrically driven sources of light. 32−34 Scanning tunneling microscopy (STM) provides another opportunity to realize an effective MIM (or MIS) LEIT system with greatly amplified LDOS.…”
mentioning
confidence: 99%
“…In another notable work an optical radiation source consisting of a Yagi–Uda antenna coupled with a MIM junction was investigated; the authors demonstrated that such a system can overcome the limitations associated with Joule heating. Recent studies have also shown that high quantum efficiency of LEIT radiation can be achieved with metal–insulator–semiconductor (MIS) structures. ,, The opening possibility to use tunnel junctions with a silicon electrode (even provided that the counterpart electrode is metallic) seems especially attractive for prospective implementation of nanoscale LEIT sources and receivers of optical radiation . Replacing one of the electrodes with Si or CMOS-compatible materials would pave the way toward CMOS-compatible electrically driven sources of light. …”
mentioning
confidence: 99%
“…26 Also, while our material combination is not suitable for standard silicon processes, CMOS-compatible plasmonic devices have been demonstrated. 27,28 A bigger limitation, in terms of possible applications, is the detection efficiency which is rather low compared to standard photodetectors based on silicon. We calculate the detection efficiency by dividing the photocurrent by the total incoming power of our laser light, corrected by the size of the laser spot and the antenna absorption cross section.…”
mentioning
confidence: 99%
“…Plasmonic photodetectors at blue wavelengths are also feasible by employing different materials, like aluminum or silver . Also, while our material combination is not suitable for standard silicon processes, CMOS-compatible plasmonic devices have been demonstrated. , …”
mentioning
confidence: 99%