2014
DOI: 10.1016/j.microrel.2014.06.003
|View full text |Cite
|
Sign up to set email alerts
|

Circuit simulation of workload-dependent RTN and BTI based on trap kinetics

Help me understand this report

Search citation statements

Order By: Relevance

Paper Sections

Select...
3
1

Citation Types

0
4
0

Year Published

2016
2016
2022
2022

Publication Types

Select...
3
1
1

Relationship

1
4

Authors

Journals

citations
Cited by 8 publications
(4 citation statements)
references
References 31 publications
0
4
0
Order By: Relevance
“…In state-of-the-art CMOS technology, defects are mostly found at the semiconductor-oxide interface, which are responsible for device level reliability issues, such as the bias temperature instability and random telegraph noise. 8,9 Further, subgap defects trigger nonradiative recombination mechanisms through phonon-assisted decay to the ground state. 10,11 In the case of hybrid perovskites, with phase transitions near room temperature 12 and weak lead-halide bonds, 13 careful management of fabrication conditions is essential to obtain high performance materials.…”
Section: ■ Introductionmentioning
confidence: 99%
See 1 more Smart Citation
“…In state-of-the-art CMOS technology, defects are mostly found at the semiconductor-oxide interface, which are responsible for device level reliability issues, such as the bias temperature instability and random telegraph noise. 8,9 Further, subgap defects trigger nonradiative recombination mechanisms through phonon-assisted decay to the ground state. 10,11 In the case of hybrid perovskites, with phase transitions near room temperature 12 and weak lead-halide bonds, 13 careful management of fabrication conditions is essential to obtain high performance materials.…”
Section: ■ Introductionmentioning
confidence: 99%
“…The excellent performance of these polycrystalline semiconductors is surprising, because solution-based fabrication techniques typically result in crystal structures with a high density of defects when compared to melt-growth techniques. In state-of-the-art CMOS technology, defects are mostly found at the semiconductor-oxide interface, which are responsible for device level reliability issues, such as the bias temperature instability and random telegraph noise. , Further, subgap defects trigger nonradiative recombination mechanisms through phonon-assisted decay to the ground state. , In the case of hybrid perovskites, with phase transitions near room temperature and weak lead-halide bonds, careful management of fabrication conditions is essential to obtain high performance materials. A detailed understanding of the nature of the defects, and their effect on the recombination dynamics of band states, is crucial to advance device performance toward the ultimate limits.…”
Section: Introductionmentioning
confidence: 99%
“…To demonstrate the robustness and uniqueness of Prob-PUF, we constructed the circuit with the structure proposed in Section D. The simulation flow for stochastic process of traps is adopted [22], wherein, the energy and spatial distributions of the trap measured in transistors are used [11]. 64 transistors are randomly selected, and the authentication process is repeated for 4 times.…”
Section: E Crp Space and Security Evaluationmentioning
confidence: 99%
“…Advanced digital-stress NBTI or random telegraph noise models [4][5][6][7][8][9] are based on capture-emission-time (CET) maps or otherwise exploit the fact that the stress voltage takes on only two values. In contrast, the continuous stress voltage levels of analog signals necessitate a more complex model that takes into account extensive information about the defect dynamics: The Markov two-state NBTI model [3] is based on a differential equation describing defect charging.…”
Section: Introductionmentioning
confidence: 99%