An accurate model to analyze the dynamic behavior of two-phase switched-capacitor DC-DC converters in the slow-switching limit regime is proposed taking into account both top and bottom parasitic capacitances as well as the charge reusing approach. This technique features significant improvements in both gain and efficiency with respect to existing solutions. We calculate the slow-switching limit boundary layer taking into account the parasitic capacitances of the flying capacitors and the dynamic and parasitic effects from the switches. The model is highly accurate into this