2021
DOI: 10.1109/access.2021.3067930
|View full text |Cite
|
Sign up to set email alerts
|

Charge Loss Induced by Defects of Transition Layer in Charge-Trap 3D NAND Flash Memory

Abstract: In charge-trap (CT) three-dimensional (3D) NAND flash memory, the transition layer between Si3N4 CT layer and SiO2 tunneling layer is inevitable, and the defects in the transition layer are expected to cause both lateral and vertical charge loss. Here, by first-principles calculations, we present a detailed study on the defects in the transition layer Si2N2O to comprehend their impacts on charge loss in CT 3D NAND flash memory. It is shown that shallow-trap centers, such as intrinsic nitrogen vacancy (VN) and … Show more

Help me understand this report

Search citation statements

Order By: Relevance

Paper Sections

Select...
2

Citation Types

0
2
0

Year Published

2022
2022
2024
2024

Publication Types

Select...
3
2

Relationship

0
5

Authors

Journals

citations
Cited by 5 publications
(2 citation statements)
references
References 47 publications
(49 reference statements)
0
2
0
Order By: Relevance
“…It has been known that hydrogen contents introduced into the SiN films through the fabrication process and generate traps with shallow energy levels near at nitrogen vacancies. [19][20][21] Furthermore, during the tungsten word line process using WF 6 gas, fluorine atoms penetrate SiN films. These fluorine atoms also lead to an increase in traps with shallower energy levels.…”
Section: Introductionmentioning
confidence: 99%
“…It has been known that hydrogen contents introduced into the SiN films through the fabrication process and generate traps with shallow energy levels near at nitrogen vacancies. [19][20][21] Furthermore, during the tungsten word line process using WF 6 gas, fluorine atoms penetrate SiN films. These fluorine atoms also lead to an increase in traps with shallower energy levels.…”
Section: Introductionmentioning
confidence: 99%
“…Lateral charge spreading is caused by the electric field [15][16] from charges in WL spaces and adjacent cells. Charge loss has a greater impact on 3D NAND flash memory as it is scaled down, and there is a steady stream of research about this [17][18][19][20][21][22]. In this work, we propose a new structure of 3D NAND CTF with thin doping in the SiN layer (CTL) between WL spaces using high SiN/SiO2 etching selectivity [23].…”
Section: Introductionmentioning
confidence: 99%