2020
DOI: 10.1109/tnano.2019.2961631
|View full text |Cite
|
Sign up to set email alerts
|

Characteristic Simulation of Hybrid Multilayer Junctionless Field Effect Transistors with Negative Capacitance Effect

Help me understand this report

Search citation statements

Order By: Relevance

Paper Sections

Select...
1
1

Citation Types

0
3
0

Year Published

2021
2021
2022
2022

Publication Types

Select...
3
1

Relationship

0
4

Authors

Journals

citations
Cited by 4 publications
(3 citation statements)
references
References 22 publications
0
3
0
Order By: Relevance
“…It is the third order intermodulation in which the first order harmonic current and third order harmonic current are equal. The mathematical expression for the same has been expressed in equation (10). In order to have less distortion in the circuit IMD3 value should be less.…”
Section: = íIp3mentioning
confidence: 99%
See 1 more Smart Citation
“…It is the third order intermodulation in which the first order harmonic current and third order harmonic current are equal. The mathematical expression for the same has been expressed in equation (10). In order to have less distortion in the circuit IMD3 value should be less.…”
Section: = íIp3mentioning
confidence: 99%
“…Beyond this limit, the devices cannot be scaled for the current to flow in the conduction channel. Furthermore, the threshold voltage [10,11] is difficult to scale in the MOS structure, making it difficult to achieve a highperformance gain and a more efficient device.…”
Section: Introductionmentioning
confidence: 99%
“…Therefore, by sweeping a given range of V INT while computing and extracting the corresponding V GS values, the pre-calculated drain current values as a function of the extracted external gate voltages of DG FE-GNRFET are within reach. It is worth noting that this computational methodology is the commonly used simulation method in literature to simulate different NC FETs endowed with MFM-based compound gate[26,[30][31][32][33][34].…”
mentioning
confidence: 99%