2020
DOI: 10.1007/s12633-020-00559-2
|View full text |Cite
|
Sign up to set email alerts
|

Center Potential Based Analysis of Si and III-V Gate all around Field Effect Transistors (GAA-FETs)

Help me understand this report

Search citation statements

Order By: Relevance

Paper Sections

Select...
2

Citation Types

0
2
0

Year Published

2021
2021
2023
2023

Publication Types

Select...
2
2
1
1

Relationship

2
4

Authors

Journals

citations
Cited by 10 publications
(2 citation statements)
references
References 28 publications
0
2
0
Order By: Relevance
“…The III-V channel material based multi-gate eld effect transistor represents the recent committing technology for very high power, high temperature, high frequency, and high linear conditions [8] [9] [10]. The scaling down the size of eld effect transistors (FETs) also introduces short-channel effects (SCEs), that can be mitigated by enhanced gate control over the channel [11]. The international technology roadmap for semiconductors (ITRS) roadmap also depicts the fact that for sub 100 nm device sizes the multiple gate MOSFETs are to be used due to reduced SCEs [12] [13].…”
Section: Introductionmentioning
confidence: 99%
“…The III-V channel material based multi-gate eld effect transistor represents the recent committing technology for very high power, high temperature, high frequency, and high linear conditions [8] [9] [10]. The scaling down the size of eld effect transistors (FETs) also introduces short-channel effects (SCEs), that can be mitigated by enhanced gate control over the channel [11]. The international technology roadmap for semiconductors (ITRS) roadmap also depicts the fact that for sub 100 nm device sizes the multiple gate MOSFETs are to be used due to reduced SCEs [12] [13].…”
Section: Introductionmentioning
confidence: 99%
“…The III-V channel material based multi-gate eld effect transistor represents the recent committing technology for very high power, high temperature, high frequency, and high linear conditions [8] [9] [10]. The scaling down the size of eld effect transistors (FETs) also introduces short-channel effects (SCEs), that can be mitigated by enhanced gate control over the channel [11]. The international technology roadmap for semiconductors (ITRS) roadmap also depicts the fact that for sub 100 nm device sizes the multiple gate MOSFETs are to be used due to reduced SCEs [12] [13].…”
Section: Introductionmentioning
confidence: 99%