2012 Proceedings of the ESSCIRC (ESSCIRC) 2012
DOI: 10.1109/esscirc.2012.6341321
|View full text |Cite
|
Sign up to set email alerts
|

Capacitor-less LVR for a 32-bit automotive microcontroller SoC in 65nm CMOS

Help me understand this report

Search citation statements

Order By: Relevance

Paper Sections

Select...
1
1
1

Citation Types

0
3
0

Year Published

2015
2015
2020
2020

Publication Types

Select...
7

Relationship

0
7

Authors

Journals

citations
Cited by 13 publications
(3 citation statements)
references
References 6 publications
0
3
0
Order By: Relevance
“…It ensures the output pole at high frequency in a wide range of load change, thus maintains a good loop stability even in light current load. [6] 2012 [7] 2014 [8] 2018 [9] 2016 [10] 2019 [11] Max In [6], the figure-of-merit (FOM) is presented to compare transient response performance:…”
Section: Nmos Regulation Fetmentioning
confidence: 99%
“…It ensures the output pole at high frequency in a wide range of load change, thus maintains a good loop stability even in light current load. [6] 2012 [7] 2014 [8] 2018 [9] 2016 [10] 2019 [11] Max In [6], the figure-of-merit (FOM) is presented to compare transient response performance:…”
Section: Nmos Regulation Fetmentioning
confidence: 99%
“…Such poorly to rapidly changing output load curr bandwidth and dominant pole at other than limitation is overcome by employing trans circuits. Very fast capacitor-less LVR have b such techniques [1]- [5]. But there is usually maximum output capacitance to ensure LV makes it difficult to further improve the tran by putting more output capacitance.…”
Section: Introductionmentioning
confidence: 99%
“…Prior works in fast-settling sub-1-V OCL-LDOs [80][81][82][83] display a VDO of 200 mV, which still leave room for improvement. An LDO reported in [84] features a VDO as low as 50 mV but can source only 10-mA load current, maximum.…”
Section: Chapter 4 a Fast-settling Ocl-ldo Based On Load-adaptive Negative-resistancementioning
confidence: 99%