2020 IEEE International Electron Devices Meeting (IEDM) 2020
DOI: 10.1109/iedm13553.2020.9371900
|View full text |Cite
|
Sign up to set email alerts
|

Capacitor-less, Long-Retention (>400s) DRAM Cell Paving the Way towards Low-Power and High-Density Monolithic 3D DRAM

Help me understand this report

Search citation statements

Order By: Relevance

Paper Sections

Select...
3
1
1

Citation Types

0
56
0

Year Published

2021
2021
2023
2023

Publication Types

Select...
9

Relationship

0
9

Authors

Journals

citations
Cited by 87 publications
(59 citation statements)
references
References 0 publications
0
56
0
Order By: Relevance
“…To further explore the performance of spinel IGZO devices and their potential use for stacking-compatible capacitor-less DRAM cells with >400 s retention time, 40 a similar device structure was built in a front-gated configuration (Figure 9b). Now a 7 nm SiO 2 serves as a front gate dielectric, with a TiN/ W stack acting as gate metal terminal.…”
Section: ■ Morphologymentioning
confidence: 99%
“…To further explore the performance of spinel IGZO devices and their potential use for stacking-compatible capacitor-less DRAM cells with >400 s retention time, 40 a similar device structure was built in a front-gated configuration (Figure 9b). Now a 7 nm SiO 2 serves as a front gate dielectric, with a TiN/ W stack acting as gate metal terminal.…”
Section: ■ Morphologymentioning
confidence: 99%
“…3D integration of DRAM bitcell to improve the performance is an essential requirement for the performance of large scale machine learning workloads. The scalability is severely limited by the requirement of bitcell storage capacitor [17]. Thus, the capacitorless IGZO based eDRAM alleviates this problem by utilizing the gate capacitance of the read port transistor as the storage capacitor.…”
Section: Bitcell Studymentioning
confidence: 99%
“…The capacitorless IGZO based eDRAM can offer higher array density benefits as opposed to the 3T1C eDRAM based bitcell because of 3D stacking without loss in storage density, thus making it opportune for high performance, high density CIM designs.IGZO eDRAM bitcells with dedicated read port have been explored before [1]. However, prior approaches [13] [14] consider only 1 bit/cell CIM design. However, this work explores the possibility of MLC in IGZO eDRAM and efficiently mapping ternary weights in a neural network for CIM applications considering device-circuit-architecture level analysis.…”
Section: Introductionmentioning
confidence: 99%
“…Amorphous InGaZnO (a-IGZO) is a promising channel material due to its low processing temperature, low leakage current, high uniformity, and high mobility. IGZO TFTs enable various applications such as large-size active matrix displays [1], monolithic 3D stacking [2], backend of line (BEOL) transistors [3], dynamic random access memory (DRAM) [4], and neuromorphic computations [5].…”
Section: Introductionmentioning
confidence: 99%