2009
DOI: 10.1063/1.3147859
|View full text |Cite
|
Sign up to set email alerts
|

Capacitance-voltage and retention characteristics of Pt/SrBi2Ta2O9/HfO2/Si structures with various buffer layer thickness

Abstract: The metal-ferroelectric-insulator-semiconductor (MFIS) structure diodes with SrBi2Ta2O9 (SBT) as ferroelectric thin film and HfO2 as insulating buffer layer were fabricated. The electrical properties of MFIS structure were investigated for different HfO2 buffer layer thickness. The experimental results show that the memory window extended significantly as the HfO2 layer thickness increased from 6 to 10 nm. It is also observed that the leakage current was reduced to about 10−10 A at applied voltage of 4 V, and … Show more

Help me understand this report

Search citation statements

Order By: Relevance

Paper Sections

Select...
3
1

Citation Types

1
25
0

Year Published

2010
2010
2021
2021

Publication Types

Select...
6
1
1

Relationship

1
7

Authors

Journals

citations
Cited by 51 publications
(26 citation statements)
references
References 18 publications
1
25
0
Order By: Relevance
“…21 However, it is much shorter than those reported for other MFIS diodes, such as Pt/͑Bi,La͒ 4 Ti 3 O 12 /HfO 2 /Si, 22 Al/PZT/Y 2 O 3 /Si, 3 and Pt/ SrBi 2 Ta 2 O 9 /HfO 2 /Si. 23 The major reason can be attributed to the high remanent polarization ͑ P r ͒ of BFMO, 24 which results in the degradation in retention because of the generation of a high depolarization field. [25][26][27][28] Our work on lowering the P r of BiFeO 3 -based films under the condition of not affecting the coercive field greatly is in process.…”
Section: G44mentioning
confidence: 99%
“…21 However, it is much shorter than those reported for other MFIS diodes, such as Pt/͑Bi,La͒ 4 Ti 3 O 12 /HfO 2 /Si, 22 Al/PZT/Y 2 O 3 /Si, 3 and Pt/ SrBi 2 Ta 2 O 9 /HfO 2 /Si. 23 The major reason can be attributed to the high remanent polarization ͑ P r ͒ of BFMO, 24 which results in the degradation in retention because of the generation of a high depolarization field. [25][26][27][28] Our work on lowering the P r of BiFeO 3 -based films under the condition of not affecting the coercive field greatly is in process.…”
Section: G44mentioning
confidence: 99%
“…Among these materials, STO perovskite oxide is one of the best candidate materials for the insulating buffer layer because of its excellent barrier property, good thermal stability, low leakage current, and high dielectric constant. On the other hand, a wide class of ferroelectric materials such as SrBi 2 Ta 2 O 9 , YMnO 3 , BaTiO 3 (BTO), PbZrTiO 3 , and Bi 2 VO 5.5 has been studied concurrently with the insulating buffer layers [10][11][12][13][14]. When their properties are compared, the BTO perovskite oxide has many advantages over other ferroelectric materials, including low crystallization temperature, high fatigue endurance, good compatibility with integrated circuits, and low environmental load [15].…”
Section: Introductionmentioning
confidence: 98%
“…Even so, high quality MFIS FETs with good retention properties have been found arduous to fabricate because of the difficulty in selecting appropriate ferroelectric and dielectric materials [8], [9]. Y 2 O 3 -stabilized ZrO 2 (YSZ) and HfO 2 seem to be very promising as the insulating buffers in MFIS structures due to their high dielectric constant, wide band gap and good thermal stability as well as large band offset in contact with Si [3], [5]. Bi 3.15 Nd 0.85 Ti 3 O 12 (BNT) and SiBi 2 Ta 2 O 9 (SBT) films are promising lead-free ferroelectric due to its large remnant polarization, excellent fatigue-free nature and low processing temperature [10], [11].…”
Section: Introductionmentioning
confidence: 99%
“…Ferroelectric field effect transistor (FFET) with a metal-ferroelectric-insulator-silicon (MFIS) structure is a promising candidate for nonvolatile random access memory because of its high speed, single device structure, low power consumption, and nondestructive read-out operation [1]- [5]. In the case of MFIS structure, a very thin insulating layer, namely buffer layer, is expected to prevent the chemical reaction and/or inter-diffusion between the ferroelectric film and silicon substrate, and thus improve the interface properties and the retention properties [6,7].…”
Section: Introductionmentioning
confidence: 99%