2023 IEEE Symposium on VLSI Technology and Circuits (VLSI Technology and Circuits) 2023
DOI: 10.23919/vlsitechnologyandcir57934.2023.10185211
|View full text |Cite
|
Sign up to set email alerts
|

Block-level Evaluation and Optimization of Backside PDN for High-Performance Computing at the A14 node

Help me understand this report

Search citation statements

Order By: Relevance

Paper Sections

Select...

Citation Types

0
0
0

Year Published

2024
2024
2024
2024

Publication Types

Select...
4
1

Relationship

0
5

Authors

Journals

citations
Cited by 6 publications
references
References 0 publications
0
0
0
Order By: Relevance