Bit-level pipelined 2-D digital filters for real-time image processing

Wu, Cheng‐Wen

doi:10.1109/76.109143

Cited by 22 publications

(6 citation statements)

References 36 publications

Supporting

Mentioning

Contrasting

Order By: Relevance

“…The proposed method is used to design a 2D IIR lowpass filter with the ideal design specifications shown in Figure 6. The filter was presented in [8], and its order was selected as (4,4). The transition band constraint is included in this example, and H t max is computed for both filters, where the results are shown in Table 2.…”

Section: D Lowpass Filtermentioning

confidence: 99%

“…However, they can effectively accommodate very narrow transition band frequency responses, which makes them suitable for a broad range of applications. Moreover, selective IIR filters are much more efficient than FIR filters, as the latter require higher orders (i.e., more multiplications) [1][2][3][4][5][6][7][8][9][10]. The efficiency of IIR filters stems from their ability to satisfy the required filter specifications with a much lower filter order, thereby reducing the computational requirements.…”

Section: Introductionmentioning

confidence: 99%

See 1 more Smart Citation

A Nonlinear Optimization Design Algorithm for Nearly Linear-Phase 2D IIR Digital Filters

Omar

Shpak

Agathoklis

et al. 2023

Signals

View full text Add to dashboard Cite

In this paper, a new optimization method for the design of nearly linear-phase two-dimensional infinite impulse (2D IIR) digital filters with a separable denominator is proposed. A design framework for 2D IIR digital filters is formulated as a nonlinear constrained optimization problem where the group delay deviation in the passband is minimized under prescribed soft magnitude constraints and hard stability requirements. To achieve this goal, sub-level sets of the group delay deviations are utilized to generate a sequence of filters, from which the one with the best performance is selected. The quality of the obtained filter is evaluated using three quality factors, namely, the passband magnitude quality factor Qh and the group delay deviation quality factor Qτ, while the third one is a new quality factor Qs that assesses the performance in the stopband relative to the minimum filter gain in the passband. The proposed framework is implemented using the interior-point (IP) method in a MATLAB environment, and the experimental results show that filters designed using the proposed method have good magnitude response and low group delay deviation. The performance of the resulting filters is compared with the results of other methods.

show abstract

Section: D Lowpass Filtermentioning

confidence: 99%

Section: Introductionmentioning

confidence: 99%

A Nonlinear Optimization Design Algorithm for Nearly Linear-Phase 2D IIR Digital Filters

Omar

Shpak

Agathoklis

et al. 2023

Signals

View full text Add to dashboard Cite

show abstract

“…Speedup can be achieved by using block transform to the DG [27], [28], which is a nonlinear transform of space-time. The three-block DGs are shown in Fig.…”

Section: G Parallel Compressionmentioning

confidence: 99%

Unified VLSI systolic array design for LZ data compression

Hwang

2001

IEEE Trans. VLSI Syst.

View full text Add to dashboard Cite

Hardware implementation of data compression algorithms is receiving increasing attention due to exponentially expanding network traffic and digital data storage usage. In this paper, we propose several serial one-dimensional and parallel two-dimensional systolic-arrays for Lempel-Ziv data compression. A VLSI chip implementing our optimal linear array is fabricated and tested. The proposed array architecture is scalable. Also, multiple chips (linear arrays) can be connected in parallel to implement the parallel array structure and provide a proportional speedup.

show abstract

“…Another example consists of a 2-D filter design presented in [10], [23], and [31]. It is defined by the transfer function The design is shown in Fig.…”

Section: Examplesmentioning

confidence: 99%

Multidimensional interleaving for synchronous circuit design optimization

Passos

Sha

Chao

1997

IEEE Trans. Comput.-Aided Des. Integr. Circuits Syst.

View full text Add to dashboard Cite

This paper presents a novel optimization technique for the design of application specific integrated circuits dedicated to perform iterative or recursive time-critical sections of multidimensional problems, such as image processing applications. These sections are modeled as cyclic multidimensional data flow graphs (MDFG's). This new optimization technique, called multidimensional interleaving, consists of a multidimensional expansion and compression of the iteration space, followed by a multidimensional retiming, while considering memory requirements. It guarantees that all functional elements of a circuit can be executed simultaneously, and no additional memory queues proportional to the problem size are required. The algorithm runs optimally in O(jEj) time, where E is the set of edges of the MDFG representing the circuit. Our experiments show that the additional memory requirement is significantly less than the results obtained in other methods.

show abstract

Bit-level pipelined 2-D digital filters for real-time image processing

Cited by 22 publications

References 36 publications

A Nonlinear Optimization Design Algorithm for Nearly Linear-Phase 2D IIR Digital Filters

A Nonlinear Optimization Design Algorithm for Nearly Linear-Phase 2D IIR Digital Filters

Unified VLSI systolic array design for LZ data compression

Multidimensional interleaving for synchronous circuit design optimization

Contact Info

Product

Resources

About