2016
DOI: 10.1109/jdt.2015.2457439
|View full text |Cite
|
Sign up to set email alerts
|

Bipolar Conduction in Tin-Oxide Semiconductor Channel Treated by Oxygen Plasma for Low-Power Thin-Film Transistor Application

Help me understand this report

Search citation statements

Order By: Relevance

Paper Sections

Select...
1
1

Citation Types

0
3
0

Year Published

2017
2017
2023
2023

Publication Types

Select...
7
1

Relationship

1
7

Authors

Journals

citations
Cited by 14 publications
(3 citation statements)
references
References 15 publications
0
3
0
Order By: Relevance
“…It was obviously observed that the SnO x TFT device without the oxygen plasma treatment on the channel exhibited p-type conduction. However, after applying the oxygen plasma treatment on the channel, the TFT device showed n-type conduction, which can be ascribed to the excess oxygen incorporated to the channel and converted oxygen-deficient p-type SnO x (Sn 2+ preferred) to oxygen-rich n-type SnO x (Sn 4+ preferred) [11]. For the TFT device characteristics, I on /I off can be obtained from the I D − V G curve and μ FE can be extracted from a gradual channel approximation in the linear region according to the equation [19]: where C G is the gate insulator capacitance per unit.…”
Section: Methodsmentioning
confidence: 99%
“…It was obviously observed that the SnO x TFT device without the oxygen plasma treatment on the channel exhibited p-type conduction. However, after applying the oxygen plasma treatment on the channel, the TFT device showed n-type conduction, which can be ascribed to the excess oxygen incorporated to the channel and converted oxygen-deficient p-type SnO x (Sn 2+ preferred) to oxygen-rich n-type SnO x (Sn 4+ preferred) [11]. For the TFT device characteristics, I on /I off can be obtained from the I D − V G curve and μ FE can be extracted from a gradual channel approximation in the linear region according to the equation [19]: where C G is the gate insulator capacitance per unit.…”
Section: Methodsmentioning
confidence: 99%
“…Due to the breaking of weak bonds between metal and oxide, a large concentration of carrier trap centers was created, which is one reason for the inferior performance of p-type oxide TFT [14,15]. As compared to other oxide semiconductors, SnO has been considered as the right candidate for p-type semiconductors because of Sn 5s orbitals spread spatially at the top of valence band maxima leads to a high mobility hole transport path [16][17][18][19][20][21][22][23]. However, some critical issues, including low I on /I off ratio, high subthreshold swing (SS), and insufficient control over process stability, need to be addressed for further performance enhancement.…”
Section: Introductionmentioning
confidence: 99%
“…Such as high-k/metal-gate technology can reduce the equivalent oxide thickness (EOT) to suppress the direct tunneling current in gate oxides. [1][2][3][4][5][6][7] Using strained silicon can enhance the mobility, resulting in better chip performance and lower energy consumption. 8 Furthermore, the 3D architecture, such as Gate-All-Around (GAA) FETs has been widely investigated and reported to reducing short channel effect (SCE).…”
mentioning
confidence: 99%