2009
DOI: 10.1007/s00339-008-5019-8
|View full text |Cite
|
Sign up to set email alerts
|

Bias stress effect in low-voltage organic thin-film transistors

Abstract: The bias stress effect in pentacene organic thinfilm transistors has been investigated. The transistors utilize a thin gate dielectric based on an organic self-assembled monolayer and thus can be operated at low voltages. The bias stress-induced threshold voltage shift has been analyzed for different drain-source voltages. By fitting the timedependent threshold voltage shift to a stretched exponential function, both the maximum (equilibrium) threshold voltage shift and the time constant of the threshold voltag… Show more

Help me understand this report

Search citation statements

Order By: Relevance

Paper Sections

Select...
1
1

Citation Types

6
82
1
2

Year Published

2009
2009
2021
2021

Publication Types

Select...
7
2

Relationship

1
8

Authors

Journals

citations
Cited by 100 publications
(91 citation statements)
references
References 31 publications
6
82
1
2
Order By: Relevance
“…This could be confirmed by amplitude-modulation atomic force microscopy (AM- content) have a relatively small memory ratio of 2.5 (see Section I in Figure 3b), the devices of series C (5% C 60 content) have a memory ratio of 26 (Section I in Figure 3c), and the devices of series D (100% C 60 content) have an excellent memory ratio of 43 (Section I in Figure 4d). We note, that our observations are different to bias stress-induced threshold voltage shifts in organic transistors, observed at much stronger bias stress conditions 24,25 .…”
contrasting
confidence: 99%
“…This could be confirmed by amplitude-modulation atomic force microscopy (AM- content) have a relatively small memory ratio of 2.5 (see Section I in Figure 3b), the devices of series C (5% C 60 content) have a memory ratio of 26 (Section I in Figure 3c), and the devices of series D (100% C 60 content) have an excellent memory ratio of 43 (Section I in Figure 4d). We note, that our observations are different to bias stress-induced threshold voltage shifts in organic transistors, observed at much stronger bias stress conditions 24,25 .…”
contrasting
confidence: 99%
“…In general, the V th -shift is addressed to rely on dipole moments of the SAM-molecules or field-induced charging of interface traps during operation ͑bias stress effect͒. 9,22 For the reference sample a corresponding field effect mobility ͑͒ of 0.003 cm 2 / V s was calculated, for the SAM treated samples = 0.018 cm 2 / V s ͑PHDA͒, and a maximum value of = 0.024 cm 2 / V s was obtained for both, the F 15 C 18 -PA-and C 10 -PA-samples.…”
mentioning
confidence: 99%
“…A high-voltage op-amp (Texas Instruments OPA445AP) is used to amplify a zero-offset, lowfrequency (f = 6 Hz) sine drive provided by the Picoscope waveform generator, to extend the limited voltage amplitude of its output. A zero-offset sine waveform is chosen to minimise gate dielectric stress (Zschieschang et al, 2009) thanks to its symmetry, and to avoid higher harmonics. The amplified sinusoidal drive signal, V in (= V MAX sin(ω(t))), is fed into the source of the OTFT under test, while the gate is connected to the electrical ground and the drain is connected to virtual ground (see below).…”
Section: Real-time Electrical Characterisationmentioning
confidence: 99%