2005 12th IEEE International Conference on Electronics, Circuits and Systems 2005
DOI: 10.1109/icecs.2005.4633558
|View full text |Cite
|
Sign up to set email alerts
|

Behavioral model of charge pumps with VHDL

Abstract: A behavioral model of an N-stages charge pump is here presented. The description language used to develop the model is the VHDL thus permitting simulations of both digital and analog systems, such as nonvolatile memories. Moreover, the presented model allows a huge reduction in the simulation time also maintaining a good agreement with transistor level simulations. For a useful comparison, a three stages charge pump was simulated with Symphony EDA Sonata (event-driven VHDL simulator) and Spectre (transistor le… Show more

Help me understand this report

Search citation statements

Order By: Relevance

Paper Sections

Select...
1

Citation Types

0
2
0

Year Published

2006
2006
2020
2020

Publication Types

Select...
2
2

Relationship

0
4

Authors

Journals

citations
Cited by 4 publications
(2 citation statements)
references
References 15 publications
0
2
0
Order By: Relevance
“…Therefore, nominal values were used in the filter model. Resistor noise was implemented as voltage sources, generating a Gaussian sequence , with a variance equal to (11) where is Boltzmann's constant, is the temperature in Kelvin, is the resistance, and is the sampling frequency of the noise source. The sampling frequency is set to 10 MHz, which is sufficiently large compared to the system bandwidth of 20 kHz.…”
Section: Pll With Qss Loop-filter Models Simulation Resultsmentioning
confidence: 99%
See 1 more Smart Citation
“…Therefore, nominal values were used in the filter model. Resistor noise was implemented as voltage sources, generating a Gaussian sequence , with a variance equal to (11) where is Boltzmann's constant, is the temperature in Kelvin, is the resistance, and is the sampling frequency of the noise source. The sampling frequency is set to 10 MHz, which is sufficiently large compared to the system bandwidth of 20 kHz.…”
Section: Pll With Qss Loop-filter Models Simulation Resultsmentioning
confidence: 99%
“…They allow analog behavioral models, i.e., models simulated using a SPICE-type analog solver, to react on digital events. This permits a more effective system-level design and verification [11]- [15]. However, there are still drawbacks to using a SPICE-type analog solver, as illustrated in the case of a 0.…”
mentioning
confidence: 99%