Proceedings of 4th Great Lakes Symposium on VLSI
DOI: 10.1109/glsv.1994.289972
|View full text |Cite
|
Sign up to set email alerts
|

Basic building blocks for asynchronous packet routers

Help me understand this report

Search citation statements

Order By: Relevance

Paper Sections

Select...
1
1

Citation Types

0
2
0

Publication Types

Select...
1
1

Relationship

0
2

Authors

Journals

citations
Cited by 2 publications
(2 citation statements)
references
References 6 publications
0
2
0
Order By: Relevance
“…ViChaR [37] performs dynamic allocation of VCs according to traffic conditions. Asynchronous packet routers for off-chip networks were presented as early as 1994 [38]. CHAIN [8] [9] is proposed as an asynchronous interconnect for NoC that is not a 2D mesh.…”
Section: Previous Work On Noc Routersmentioning
confidence: 99%
“…ViChaR [37] performs dynamic allocation of VCs according to traffic conditions. Asynchronous packet routers for off-chip networks were presented as early as 1994 [38]. CHAIN [8] [9] is proposed as an asynchronous interconnect for NoC that is not a 2D mesh.…”
Section: Previous Work On Noc Routersmentioning
confidence: 99%
“…Synchronous routers using round-robin arbitration and supporting asynchronous interconnect are presented in [9] [10], though synchronization issues are ignored. Asynchronous packet routers for off-chip networks were presented as early as 1994 [11]. Synchronous NoC routers supporting virtual channels, which could be used to provide multiple service levels, are described in [12] and [13].…”
Section: Introductionmentioning
confidence: 99%