2016 IEEE International Electron Devices Meeting (IEDM) 2016
DOI: 10.1109/iedm.2016.7838372
|View full text |Cite
|
Sign up to set email alerts
|

Backside illuminated SPAD image sensor with 7.83μm pitch in 3D-stacked CMOS technology

Help me understand this report

Search citation statements

Order By: Relevance

Paper Sections

Select...
2
1
1

Citation Types

0
61
0

Year Published

2017
2017
2023
2023

Publication Types

Select...
6
2

Relationship

1
7

Authors

Journals

citations
Cited by 66 publications
(61 citation statements)
references
References 7 publications
0
61
0
Order By: Relevance
“…Though, the crux of a large-format camera remains the pixel pitch and the amount of functionality per pixel. Researchers have thus resorted to 3D integration using backside-illuminated SPADs on the top tier and control/processing/readout electronics on the bottom tier [11][12][13][14].…”
Section: Introductionmentioning
confidence: 99%
“…Though, the crux of a large-format camera remains the pixel pitch and the amount of functionality per pixel. Researchers have thus resorted to 3D integration using backside-illuminated SPADs on the top tier and control/processing/readout electronics on the bottom tier [11][12][13][14].…”
Section: Introductionmentioning
confidence: 99%
“…The commercial potential across a large and diverse range of applications from medical imaging to automotive light detection and ranging (LIDAR) means that CMOS‐SPAD sensors and arrays are currently the focus of a great deal of research and development effort in both technology and design and are expected to remain so for some years to come. One recent technology trend that illustrates this is the development of SPAD‐optimized CMOS processes, from backside illuminated to three‐dimensional stacking . This means that the rate of performance improvement in CMOS‐SPADs is currently very high and is further enhanced by design because application‐specific SPAD integrated circuits – optimally designed for a given application – are readily achievable.…”
Section: Resultsmentioning
confidence: 99%
“…One recent technology trend that illustrates this is the development of SPAD-optimized CMOS processes, from backside illuminated 32 to three-dimensional stacking. 33 This means that the rate of performance improvement in CMOS-SPADs is currently very high and is further enhanced by design because application-specific SPAD integrated circuitsoptimally designed for a given applicationare readily achievable. Thus, we can look forward to continuing rapid performance improvement in CMOS-SPAD arrays that is likely to outpace improvements in the rival technologies.…”
Section: Resultsmentioning
confidence: 99%
“…If the approach here were to be applied to thicker/denser tissue structures, photon capture may also need to be improved to achieve practical measurement durations, however in this demonstration significant inefficiencies were present due to the use of a simple small aperture lens and a low fill factor (~1%) detector array. Detector arrays similar to that used here have now been developed with 45% fill factor, improved detection efficiency in the NIR and USB3.0 frame readout rates [21]. The fill factor improvement alone would reduce the 17 s exposure time through a human torso to ~ 3Hz image update rate.…”
Section: Discussion and Future Workmentioning
confidence: 99%