2016 IEEE International Test Conference (ITC) 2016
DOI: 10.1109/test.2016.7805867
|View full text |Cite
|
Sign up to set email alerts
|

Automatic test signal generation for mixed-signal integrated circuits using circuit partitioning and interval analysis

Abstract: A method is presented to address the automatic generation of test signals for analog and mixed-signal integrated circuits. No restriction on the number of inputs or the nonlinearity of the circuit are made. The circuit under consideration is first decomposed into a set of sub-circuits, called blocks, in order to break down the complexity of the problem. The effect of a targeted fault is then automatically analyzed at the transistor level in a defect-oriented context. From this analysis, the fault sensitization… Show more

Help me understand this report

Search citation statements

Order By: Relevance

Paper Sections

Select...
3
1

Citation Types

0
4
0

Year Published

2017
2017
2022
2022

Publication Types

Select...
5
2

Relationship

2
5

Authors

Journals

citations
Cited by 7 publications
(4 citation statements)
references
References 22 publications
(23 reference statements)
0
4
0
Order By: Relevance
“…Therefore, other techniques are necessary. However, the fault coverage levels of system-level tests are well below those of recently presented methods [7,14], which achieve over 90%. To achieve these levels, we apply our fault coverage boosting technique in the next section.…”
Section: Fault Coverage Resultsmentioning
confidence: 80%
“…Therefore, other techniques are necessary. However, the fault coverage levels of system-level tests are well below those of recently presented methods [7,14], which achieve over 90%. To achieve these levels, we apply our fault coverage boosting technique in the next section.…”
Section: Fault Coverage Resultsmentioning
confidence: 80%
“…In recent years, there has been an intense effort to develop alternative test approaches that can replace effectively the standard test approach. Alternative test approaches include defect-oriented test that improves test quality and can replace the standard test approach in the case of robust designs that are very well centered and never fail due to process variations [1]- [4], design-for-test and built-in self-test that aim to speedup the test by alleviating also the ATE requirements [5]- [8], and H.-G. Stratigopoulos is with Sorbonne Universités, UPMC Univ. Paris 06, CNRS, LIP6, Paris, France (e-mail: haralampos.stratigopoulos@lip6.fr).…”
Section: Introductionmentioning
confidence: 99%
“…Methods based on test signal generation have therefore been proposed in order to optimize the available controllability through the primary inputs of analog and mixed-signal circuits [8]- [13]. A hierarchical fault-based approach has been proposed to generate a set of test frequencies which can result in either a maximum fault coverage or a minimum number of frequencies [8].…”
Section: Introductionmentioning
confidence: 99%
“…Furthermore, the use of ATPG algorithms has been extended to high-speed analog circuits by [12]. Finally, an ATPG algorithm based on circuit partitioning and interval analysis has been proven to be successful without any limitation on the number of inputs or the nonlinearity of the circuit [13]. However, these methods rely only on the available circuit inputs.…”
Section: Introductionmentioning
confidence: 99%