Computational Intelligence in Analog and Mixed-Signal (AMS) and Radio-Frequency (RF) Circuit Design 2015
DOI: 10.1007/978-3-319-19872-9_2
|View full text |Cite
|
Sign up to set email alerts
|

Automatic Synthesis of Analog Integrated Circuits Including Efficient Yield Optimization

Help me understand this report

Search citation statements

Order By: Relevance

Paper Sections

Select...
3
2

Citation Types

0
12
0

Year Published

2016
2016
2022
2022

Publication Types

Select...
4
2
1

Relationship

0
7

Authors

Journals

citations
Cited by 12 publications
(12 citation statements)
references
References 28 publications
0
12
0
Order By: Relevance
“…UCAF is a tool for automatic sizing of analog integrated circuits, such as operational amplifiers [27]. It is based on an optimization methodology using heuristics to explore the design space and SPICE electrical simulation to evaluate circuit electrical behavior.…”
Section: Analog Ic Optimization Methodologymentioning
confidence: 99%
See 3 more Smart Citations
“…UCAF is a tool for automatic sizing of analog integrated circuits, such as operational amplifiers [27]. It is based on an optimization methodology using heuristics to explore the design space and SPICE electrical simulation to evaluate circuit electrical behavior.…”
Section: Analog Ic Optimization Methodologymentioning
confidence: 99%
“…It is based on an optimization methodology using heuristics to explore the design space and SPICE electrical simulation to evaluate circuit electrical behavior. A cost function given in terms of the expected circuit performance is defined to model the design of an analog IC block through a generic optimization problem [27]. The tool receives as input the design requirements, the parameters from the target manufacturing technology process and the netlist that represents circuit topology.…”
Section: Analog Ic Optimization Methodologymentioning
confidence: 99%
See 2 more Smart Citations
“…In other works [3,4,5], the design is carried out through an optimization process with the aim of exploring the solution space for the circuit, using single-and multi-objective optimization heuristics. Some methodologies consider the variability of the manufacturing process and the operating environment during the design stage [6,7,8,9]. At layout level, there are tools that generate the transistor layout and optimize placement and routing to reduce area and the effects of parasites [10].…”
Section: Introductionmentioning
confidence: 99%