2016
DOI: 10.1016/j.vlsi.2016.05.001
|View full text |Cite
|
Sign up to set email alerts
|

Automatic generation of test infrastructures for analog integrated circuits by controllability and observability co-optimization

Abstract: Automatic generation of test infrastructures for analog integrated circuits by controllability and observability co-optimizationVLSI, the integration, vol 55, p. 393-400.

Help me understand this report

Search citation statements

Order By: Relevance

Paper Sections

Select...
1
1
1
1

Citation Types

0
11
0

Year Published

2020
2020
2022
2022

Publication Types

Select...
4
2
1

Relationship

0
7

Authors

Journals

citations
Cited by 11 publications
(11 citation statements)
references
References 18 publications
(18 reference statements)
0
11
0
Order By: Relevance
“…Our third idea was to use internal re-configuration. We used the topology modification approach proposed in [22]. The underlying idea is to connect Pull-Up (PU) PMOS and Pull- Down (PD) NMOS transistors that bring an internal node to VDD or ground, respectively.…”
Section: Resultsmentioning
confidence: 99%
“…Our third idea was to use internal re-configuration. We used the topology modification approach proposed in [22]. The underlying idea is to connect Pull-Up (PU) PMOS and Pull- Down (PD) NMOS transistors that bring an internal node to VDD or ground, respectively.…”
Section: Resultsmentioning
confidence: 99%
“…Examples of generic DfT techniques include oscillationbased testing [36], topology modification [37], and symmetrybased BIST [38]. In oscillation-based testing, the circuit is re-configured in a positive feedback loop to force oscillation.…”
Section: Dft For A/m-s and Rf Icsmentioning
confidence: 99%
“…We use a generic defect-oriented DfT technique proposed in [37]. The DfT principle is based on topology modification (or re-configuration) enabled by the addition of PD and PU transistors.…”
Section: B Dftmentioning
confidence: 99%
“…SymBIST is a generic BIST virtually applicable to any circuit class and is an one-off solution for two uses (a) and (c). For use (a), other generic BIST proposals include topology transformations by inserting pull-up or pull-down transistors [19] and oscillation-based test [20]. For use (c), generic BIST includes duplication or triple modular redundancy, but these approaches are very costly.…”
Section: Related Workmentioning
confidence: 99%