Proceedings. International Test Conference 1990
DOI: 10.1109/test.1990.113999
|View full text |Cite
|
Sign up to set email alerts
|

ATPG for ultra-large structured designs

Abstract: A fast fault simulator is optimally combined with a powerful test generator to form an ATPG system that can efficiently create a high coverage test for extremely large scan designs. This ATPG system successfully tested or proved redundant all faults of the ISCAS85 and ISCAS89 benchmark designs with significantly better performance than previously published results.

Help me understand this report

Search citation statements

Order By: Relevance

Paper Sections

Select...
1
1
1
1

Citation Types

0
11
0

Publication Types

Select...
5
3
2

Relationship

0
10

Authors

Journals

citations
Cited by 58 publications
(11 citation statements)
references
References 9 publications
(14 reference statements)
0
11
0
Order By: Relevance
“…In a complete test pattern generation system, fault simulation would be employed to reduce the test set size, and to randomly detect some difficult detectable faults, as proposed in [13], [15] and [21]. We further note that our implementation of SOCRATES* has some relevant differences with respect to the original algorithm [15,16].…”
Section: Resultsmentioning
confidence: 99%
“…In a complete test pattern generation system, fault simulation would be employed to reduce the test set size, and to randomly detect some difficult detectable faults, as proposed in [13], [15] and [21]. We further note that our implementation of SOCRATES* has some relevant differences with respect to the original algorithm [15,16].…”
Section: Resultsmentioning
confidence: 99%
“…Test generation procedures for combinational circuits have been proposed, aimed at generating test sets that achieve complete fault coverage [1][2][3][4][5][6]. With this progress, attention has been diverted to the generation of small test sets [7][8][9][10][11][12].…”
Section: Introductionmentioning
confidence: 99%
“…Reverse order simulation [5,6], compatibility analysis of partially specified vectors [7], forced pair merging along with essential fault pruning [8], and redundant vector elimination along with essential fault reduction [9] are the most notable ones. Similarly, many heuristics have been proposed for dynamic test compaction in combinational circuits [10].…”
Section: Related Workmentioning
confidence: 99%