2019
DOI: 10.1109/jeds.2019.2920024
|View full text |Cite
|
Sign up to set email alerts
|

Atomistic Study of Lateral Charge Diffusion Degradation During Program/Erase Cycling in 3-D NAND Flash Memory

Abstract: Impacts of lateral charge diffusion on the retention characteristics of charge-trapping (CT) 3-D NAND flash memory are comprehensively studied in this paper. Atomistic study through ab initio calculation is carried out to understand the correlations between P/E stress induced shallow trap generations and pre-existing traps in Si 3 N 4. It is shown that more shallow traps will be generated with a combination of electron/hole injections and free hydrogen (H) during P/E cycling. Our results strongly suggest that … Show more

Help me understand this report

Search citation statements

Order By: Relevance

Paper Sections

Select...
1

Citation Types

0
1
0

Year Published

2021
2021
2024
2024

Publication Types

Select...
4
2

Relationship

0
6

Authors

Journals

citations
Cited by 7 publications
(1 citation statement)
references
References 27 publications
(26 reference statements)
0
1
0
Order By: Relevance
“…The SiN charge trapping layer is formed continuously along the channel of the NAND strings, so that electrons trapped in each memory cell can laterally migrate to adjacent memory cells. [12][13][14][15][16] Since the number of electrons trapped in each memory cell significantly affects the threshold voltage of the memory cells, lateral charge migration causes serious problems with data retention characteristics and limits cell size (cell pitch) reduction. Furthermore, Multiple Level Cell (MLC) technology to increase the bit density of 3D flash memory requires tighter control of the number of electrons trapped in each memory cell.…”
Section: Introductionmentioning
confidence: 99%
“…The SiN charge trapping layer is formed continuously along the channel of the NAND strings, so that electrons trapped in each memory cell can laterally migrate to adjacent memory cells. [12][13][14][15][16] Since the number of electrons trapped in each memory cell significantly affects the threshold voltage of the memory cells, lateral charge migration causes serious problems with data retention characteristics and limits cell size (cell pitch) reduction. Furthermore, Multiple Level Cell (MLC) technology to increase the bit density of 3D flash memory requires tighter control of the number of electrons trapped in each memory cell.…”
Section: Introductionmentioning
confidence: 99%