ASIP design for multiuser MIMO broadcast precoding

Shahabuddin, Shahriar; Silvén, Olli; Juntti, Markku

doi:10.1109/eucnc.2017.7980691

Cited by 4 publications

(1 citation statement)

References 12 publications

Supporting

Mentioning

Contrasting

Order By: Relevance

“…The detector implemented in this paper builds upon the ASIP presented at International Conference on Cognitive Radio Oriented Wireless Networks [1]. The precoder implemented in this paper builds upon the ASIP to be presented at European Conference on Networks and Communications [2]. process can be very costly due to longer design time.…”

Section: Introductionmentioning

confidence: 99%

Programmable ASIPs for Multimode MIMO Transceiver

Shahabuddin

Silvén

Juntti

2018

J Sign Process Syst

Self Cite

View full text Add to dashboard Cite

Application specific instruction-set processors (ASIP) are a programmable and flexible alternative of traditional finite state machine (FSM) controlled registertransfer level (RTL) designs for multimode basedband systems. In this paper, we present two ASIPs for small scale multipleinput multiple-output (MIMO) wireless communication systems that demonstrate the soundness and effectiveness of ASIPs for this type of applications. The first ASIP is programmed with multiple MIMO symbol detection algorithms for 4 × 4 systems. The supported detection algorithms are minimum mean-square error (MMSE), two variants of the selective spanning with fast enumeration (SSFE) and K-best list sphere detection (LSD). The second ASIP supports MMSE and zero-forcing dirty paper coding (ZF-DPC) algorithms for a base station (BS) with 4 antennas and for 4 users. Both ASIPs are based on transport triggered architecture (TTA) and are programmed with a retargetable compiler with high level language to meet the time-to-market requirements. The detection and precoding algorithms can be switched in the respective ASIPs based on the error-rate requirements. Depending on the algorithms, MIMO detection ASIP delivers 6.16-66.66 Mbps throughput at a clock frequency of 200 MHz on 90 nm technology. The precoder ASIP provides a throughput of 52.17 and 51.95 Mbps for MMSE and ZF-DPC precoding respectively at a clock frequency of 210 MHz on 90 nm technology.

show abstract

Section: Introductionmentioning

confidence: 99%