2014 IEEE Asia Pacific Conference on Circuits and Systems (APCCAS) 2014
DOI: 10.1109/apccas.2014.7032811
|View full text |Cite
|
Sign up to set email alerts
|

Area-efficient check node unit architecture for single block-row quasi-cyclic LDPC codes

Help me understand this report

Search citation statements

Order By: Relevance

Paper Sections

Select...

Citation Types

0
0
0

Year Published

2021
2021
2024
2024

Publication Types

Select...
2
1

Relationship

0
3

Authors

Journals

citations
Cited by 3 publications
references
References 5 publications
0
0
0
Order By: Relevance