Area Efficient 1-Bit Comparator Design by using Hybridized Full Adder Module based on PTL and GDI Logic

Abstract

In this paper an area efficient 17T 1-bit hybrid comparator design has been presented by hybridizing PTL and GDI techniques. The proposed 1-bit comparator design consist of 9 NMOS and 8 PMOS. A PTL and GDI full adder module has been used which consume less area at 120 nm as compared with the previous full adder designs. The proposed Hybrid 1-bit comparator design is based on this area efficient 9T full adder module. To improve area and power efficiency a cascade implementation of XOR module has been avoided in the used full adder module. Full adder modules outputs have been used for the generation of three different output of 1-bit comparator designs. The proposed 1-bit comparator has been designed and simulated using DSCH 3.1 and Microwind 3.1 on 120nm. Also the simulation of layout and parametric analysis has been done for the proposed 1-bit comparator design. Power and current variation with respect to the supply voltage has been performed on BSIM-4 and LEVEL-3 on 120nm. Results show that area consumed by the proposed hybrid adder is 329.3µm 2 on 120nm technology. At 1.4V input supply voltage the proposed 1-bit hybrid comparator consume 0.367mW power at BSIM-4 and 0.411mW power at LEVEL-3 and 2.313mA current at BSIM-4 and 3.047mA current at LEVEL-3 model

Energy Efficient Full Swing GDI Based Adder Architecture for Arithmetic Applications

“…The proposed AEG-FA-I, AEG-FA-II and PEG-FAs uses the basic unit of adder circuit such as Full swing XOR [14], AND, OR gate [15] and Full Swing MUX logic [3]. These basic circuit elements uses the minimum number of transistor for a full voltage operation, thus reducing the power requirements of circuit.…”

SR‐GDI CNTFET‐based magnitude comparator for new generation of programmable integrated circuits

“…On the other hand, a 24-transistor CMOS-based 1-bit comparator (CMOS-2), proposed by an XNOR for A = B and two ANDs for A < B and A > B (Figure 2B). 14 In the CMOS-based circuits, the main inputs are only responsible for activating or deactivating the transistors, and the outputs are supplied only by the V DD and GND; so direct paths are created between them, and the static power is increased. 15 Therefore, researchers have resorted to reversible logic to overcome the high power of CMOS circuits.…”

Design and Analysis of Area and Power Efficient 1-Bit Full Subtractor using 120nm Technology

“…Area, speed and power consumption are the main issues in VLSI design which often conflict with each other and the design methodology and act as constrain on the design of VLSI circuits. These performance criteria's should be individually investigated, analyzed for the various designs of the 1-Bit Subtractor by using different logic styles [3]. Power dissipation in any 1-Bit Subtractor circuit depends on both static and dynamic power dissipation.…”