2006 IEEE North-East Workshop on Circuits and Systems 2006
DOI: 10.1109/newcas.2006.250894
|View full text |Cite
|
Sign up to set email alerts
|

Architectures and Design Methodologies for Very Low Power and Power Effective A/D Converters

Abstract: The main goal of portable applications is obtaining data conversion with very low power consumption while maintaining acceptable resolution and linearity. This paper presents various design methods for achieving figure of merit of 1 pJconv or less, usable other than sigma-delta architectures in pipeline and successive approximation algorithms. Results of state-of-the art designs are presented.

Help me understand this report

Search citation statements

Order By: Relevance

Paper Sections

Select...
1
1
1

Citation Types

0
5
0

Year Published

2008
2008
2012
2012

Publication Types

Select...
4
1

Relationship

1
4

Authors

Journals

citations
Cited by 6 publications
(5 citation statements)
references
References 5 publications
0
5
0
Order By: Relevance
“…However, increasing the integrator output swing also increases power dissipation [2,7]. Therefore, in most situations, the integrator output swing must be set as a compromise between SNR and power dissipation.…”
Section: Coefficient Scalingmentioning
confidence: 99%
See 1 more Smart Citation
“…However, increasing the integrator output swing also increases power dissipation [2,7]. Therefore, in most situations, the integrator output swing must be set as a compromise between SNR and power dissipation.…”
Section: Coefficient Scalingmentioning
confidence: 99%
“…For each set of c coefficients, a new set of a, g and b coefficients implementing the same desired NTF and STF can be found. Therefore, these coefficients can be optimized to implement the desired NTF and STF, based on one or several criteria such as the voltage swing at the output of each integrator [1], power consumption [2], SNR [3,4], etc.…”
Section: Introductionmentioning
confidence: 99%
“…The ADC consumes only 1.56mW from a 1.2V power supply and provides 9-bit performance for -6dB input level. This corresponds to a figure of merit of 0.75pJ, as defined in [21].…”
Section: Circuit Implementationmentioning
confidence: 99%
“…A bulk-compensated class-C inverter is implemented in 0.13 mm CMOS mixed-signal process. Compared to traditional class-C inverters, the sensitivity of the proposed inverter to process variation is greatly reduced.Introduction: The portable electronics market requires ultra-low-power IC design, which poses significant challenges [1,2]. Recently, an inverter-based circuit has attracted widespread attention.…”
mentioning
confidence: 99%
“…Introduction: The portable electronics market requires ultra-low-power IC design, which poses significant challenges [1,2]. Recently, an inverter-based circuit has attracted widespread attention.…”
mentioning
confidence: 99%