2009
DOI: 10.1109/mm.2009.93
|View full text |Cite
|
Sign up to set email alerts
|

Architecture Design of Versatile Recognition Processor for Sensornet Applications

Help me understand this report

Search citation statements

Order By: Relevance

Paper Sections

Select...
1
1
1

Citation Types

0
3
0

Year Published

2013
2013
2019
2019

Publication Types

Select...
2

Relationship

0
2

Authors

Journals

citations
Cited by 2 publications
(3 citation statements)
references
References 17 publications
0
3
0
Order By: Relevance
“…[2], [5] measured power consumption from a test chip fabricated by using several power implementation techniques such as multi-threshold voltage. These techniques will help reduce the power consumption when our processor is implemented into a chip.…”
Section: Implementation Resultsmentioning
confidence: 99%
See 2 more Smart Citations
“…[2], [5] measured power consumption from a test chip fabricated by using several power implementation techniques such as multi-threshold voltage. These techniques will help reduce the power consumption when our processor is implemented into a chip.…”
Section: Implementation Resultsmentioning
confidence: 99%
“…Each bank of CM is connected to one OC in each triple classifier, so that the triple classifier can read three feature data in one cycle. In this work, we do not adopt any classifier data compression techniques described in [2], [4] to support OpenCV non-tilted feature types [6]. By applying these techniques, we can reduce the size of CM.…”
Section: Architecture Overviewmentioning
confidence: 99%
See 1 more Smart Citation